NDLI: New on-Chip DFT and ATE Features for Efficient Embedded Memory Test

Content Provider	IEEE Xplore Digital Library
Author	Muhmenthaler, P.
Copyright Year	2006
Description	Author affiliation: Infineon Technologies, Germany (Muhmenthaler, P.)
Abstract	Testing of embedded memories, independent whether it is of volatile or non-volatile type, is based on various kinds of built-in self-test. This test solution is often driven by the fact that the system application does not provide an atspeed signal interface at the product pins. In complex SoC designs it is furthermore mandatory to do BIST as there are multiple memories of various size and organization integrated onto one chip. Given the fact that multi-site testing is state of the art even for highly complex SoCs the requirements onto the available test equipment (ATE) depend on the selection whether the product is dominated by memory or by logic/mixed signal or RF functions. This often leads to less efficient test solutions and requires multi insertion test flows in production. Here a new approach will be presented to bridge this challenging scenario. It contains a new type of signal and information handling interface between the device under test and the tester. The revolutionary change is that the ATE will act in a slave mode during a significant fraction of the manufacturing test while the DUT controls timing as well as data flow. Such new interface can serve the needs for data collection with focus on diagnosis (scan test diagnosis) at volume manufacturing as well as the complex handling of fail bit data at zero test time overhead. The basic building blocks either on-chip or in the ATE instrumentation will be explained. Especially in testing multiple embedded memories on multiple chips at the same time the throughput increase will be extraordinary.
Sponsorship	IEEE Comput. Soc. Test Technol. Tech. Council
File Size	135455
File Format	PDF
ISBN	0769525725
ISSN	10874852
DOI	10.1109/MTDT.2006.20
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-08-02
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Built-in self-test Logic testing Manufacturing Automatic testing Nonvolatile memory System testing Pins Test equipment Logic devices RF signals
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in