NDLI: Enhancing Embedded Processors with Specific Instruction Set Extensions for Network Applications

Content Provider	IEEE Xplore Digital Library
Author	Chormoviti, A. Vassiliadis, N. Theodoridis, G. Nikolaidis, S.
Copyright Year	2005
Description	Author affiliation: Dept. of Phys., Aristotle Univ. of Thessaloniki, Thessaloniki (Chormoviti, A.; Vassiliadis, N.; Theodoridis, G.; Nikolaidis, S.)
Abstract	The bandwidth explosion of last years and its dropping cost have resulted in bandwidth-hungry and computationally intensive applications. To effectively handle current and future applications, networks will need to support new protocols that should include differentiated services, security, and various network management functions. In order to satisfy the new requirements, an application specific instruction set processor (ASIP), derived from the extension of a popular MIPS embedded processor, is proposed in this paper. An efficient instruction set extended properly for network applications is introduced. Experimental results on Netbench, a benchmarking suite for network applications, prove that the proposed instruction set presents remarkable performance and power improvements over the ARM7TDMI and MIPS processors.
Starting Page	199
Ending Page	203
File Size	116647
Page Count	5
File Format	PDF
ISBN	0780394453
DOI	10.1109/IDAACS.2005.282969
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-09-05
Publisher Place	Bulgaria
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Application specific processors Computer aided instruction Computer networks Application software Application specific integrated circuits Embedded computing Physics computing Costs Computer applications Protocols Network Applications ASIP Design Instruction Set Extensions
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Instruction set customization of application specific processors for network processing: a case study

Energy-efficient instruction set synthesis for application-specific processors

Disjoint Pattern Enumeration for Custom Instructions Identification

An integer linear programming approach for identifying instruction-set extensions

Design-Space Exploration of Resource-Sharing Solutions for Custom Instruction Set Extensions

Resource Sharing in Custom Instruction Set Extensions

Fast instruction set customization

Efficient instruction encoding for automatic instruction set design of configurable ASIPs

Instruction set selection for ASIP design

Enhancing Embedded Processors with Specific Instruction Set Extensions for Network Applications

Similar Documents

Instruction set customization of application specific processors for network processing: a case study

Energy-efficient instruction set synthesis for application-specific processors

Disjoint Pattern Enumeration for Custom Instructions Identification

An integer linear programming approach for identifying instruction-set extensions

Design-Space Exploration of Resource-Sharing Solutions for Custom Instruction Set Extensions

Resource Sharing in Custom Instruction Set Extensions

Fast instruction set customization

Efficient instruction encoding for automatic instruction set design of configurable ASIPs

Instruction set selection for ASIP design

Enhancing Embedded Processors with Specific Instruction Set Extensions for Network Applications