NDLI: Performance Aware On-Chip Communication Synthesis and Optimization for Shared Multi-Bus Based Architecture

Content Provider	IEEE Xplore Digital Library
Author	Pandey, Sujan Glesner, Manfred Muhlhauser, Max
Copyright Year	2005
Description	Author affiliation: Telecooperation Group, Darmstadt University of Technology, Hochschulstr. 10, D-64283 Darmstadt, Germany. max@informatik.tu-darmstadt.de (Muhlhauser, Max) \|\| Institute of Microelectronics Systems, Darmstadt University of Technology, Karlstr. 15, D-64283 Darmstadt, Germany. glesner@mes.tu-darmstadt.de (Glesner, Manfred) \|\| Institute of Microelectronics Systems, Darmstadt University of Technology, Karlstr. 15, D-64283 Darmstadt, Germany. pandey@mes.tu-darmstadt.de (Pandey, Sujan)
Abstract	This paper presents a method of on-chip communication topology synthesis and optimization for a shared multi-bus based architecture. An assumption for the synthesis is that the system has already been partitioned and mapped onto the appropriate components of a SoC so that size of data to be transferred at each time by an on-chip module is fixed. We model the communication behavior of each module as a set of communication lifetime intervals (CLTIs), which are optimized in terms of number of overlaps among them, size of bus width and the minimum number of buses, using ILP (integer linear programming) formulation. We synthesize the communication topology and further optimize the architecture based on the intermodule communication statistics, which are obtained from the system level profiling of an application. The result of applying this approach to the Talking Assistant used in ubiquitous computing application demonstrates the utility of our techniques to synthesize the communication architecture for a complex system.
Starting Page	230
Ending Page	235
File Size	1336286
Page Count	6
File Format	PDF
ISBN	1595931740
DOI	10.1109/SBCCI.2005.4286862
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-09-04
Publisher Place	Brazil
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	System-on-a-chip Hardware Computer architecture Topology Optimization methods Microelectronics Integer linear programming Application software Ubiquitous computing Algorithm design and analysis Algorithms Design
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On-chip communication topology synthesis for shared multi-bus based architecture

Performance aware on-chip communication synthesis and optimization for shared multi-bus based architecture

Tabu Search Based On-Chip Communication Bus Synthesis for Shared Multi-Bus Based Architecture

Bus architecture synthesis for hardware-software co-design of deep submicron systems on chip (2003).

Multi-level on-chip memory hierarchy design for embedded chip multiprocessors

Layout conscious approach and bus architecture synthesis for hardware/software codesign of systems on chip optimized for speed

A locally reconfigurable Network-on-Chip architecture and application mapping onto it

Application specific network-on-chip design with guaranteed quality approximation algorithms

Application-aware generation and optimization for NoC topology

Performance Aware On-Chip Communication Synthesis and Optimization for Shared Multi-Bus Based Architecture

Similar Documents

On-chip communication topology synthesis for shared multi-bus based architecture

Performance aware on-chip communication synthesis and optimization for shared multi-bus based architecture

Tabu Search Based On-Chip Communication Bus Synthesis for Shared Multi-Bus Based Architecture

Bus architecture synthesis for hardware-software co-design of deep submicron systems on chip (2003).

Multi-level on-chip memory hierarchy design for embedded chip multiprocessors

Layout conscious approach and bus architecture synthesis for hardware/software codesign of systems on chip optimized for speed

A locally reconfigurable Network-on-Chip architecture and application mapping onto it

Application specific network-on-chip design with guaranteed quality approximation algorithms

Application-aware generation and optimization for NoC topology

Performance Aware On-Chip Communication Synthesis and Optimization for Shared Multi-Bus Based Architecture