NDLI: Multigrain parallel processing for JPEG encoding on a single chip multiprocessor

Content Provider	IEEE Xplore Digital Library
Author	Kodaka, T. Kimura, K. Kasahara, H.
Copyright Year	2002
Description	Author affiliation: Dept. of Electr., Electron. & Comput. Eng., Waseda Univ., Tokyo, Japan (Kodaka, T.; Kimura, K.; Kasahara, H.)
Abstract	With the recent increase of multimedia content using JPEG and MPEG, low cost, low power consumption and high performance processors for multimedia application are desirable. In particular, single chip multiprocessor architecture having simple processor cores that will attain good scalability and cost effectiveness is attracting much attention. To exploit full performance of single chip multiprocessor architecture, multigrain parallel processing, which exploits coarse grain task parallelism, loop parallelism and instruction level parallelism, is attractive. This paper describes a multigrain parallel processing scheme for JPEG encoding on a single chip multiprocessor and its performance. The evaluation shows that an OSCAR type single chip multiprocessor having four single-issue simple processor cores gave a 3.59 times speed-up against sequential execution time.
Starting Page	57
Ending Page	63
File Size	331509
Page Count	7
File Format	PDF
ISBN	0769516351
ISSN	15373223
DOI	10.1109/IWIA.2002.1035019
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-01-11
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Parallel processing Encoding Costs Energy consumption Concurrent computing Power engineering computing Power engineering and energy Application software Computer architecture Scalability
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Parallel Processing using Data Localization for MPEG2 Encoding on OSCAR Chip Multiprocessor

Multigrain parallel processing on compiler cooperative chip multiprocessor

An Isometric on on-Chip Multiprocessor Architecture

Architecture of the Atlas chip-multiprocessor: dynamically parallelizing irregular applications

Core-Selectability in Chip Multiprocessors

CMA: Chip multi-accelerator

FreeTIV parallel computer: architecture and environment

Evaluating scalability of the 2-D FFT on parallel computers

Performance and power impact of issue-width in chip-multiprocessor cores

Multigrain parallel processing for JPEG encoding on a single chip multiprocessor

Similar Documents

Parallel Processing using Data Localization for MPEG2 Encoding on OSCAR Chip Multiprocessor

Multigrain parallel processing on compiler cooperative chip multiprocessor

An Isometric on on-Chip Multiprocessor Architecture

Architecture of the Atlas chip-multiprocessor: dynamically parallelizing irregular applications

Core-Selectability in Chip Multiprocessors

CMA: Chip multi-accelerator

FreeTIV parallel computer: architecture and environment

Evaluating scalability of the 2-D FFT on parallel computers

Performance and power impact of issue-width in chip-multiprocessor cores

Multigrain parallel processing for JPEG encoding on a single chip multiprocessor