NDLI: FPGA-based mimicking of cryptographic device hacking through fault injection attacks

Content Provider	IEEE Xplore Digital Library
Author	Martin-Valencia, J.M. Guzman-Miranda, H. Aguirre Echanove, M.A.
Copyright Year	2015
Description	Author affiliation: Dept. of Electron. Eng., Univ. de Sevilla, Sevilla, Spain (Martin-Valencia, J.M.; Guzman-Miranda, H.; Aguirre Echanove, M.A.)
Abstract	Cryptographic algorithms are at the core of secure communications applications. To improve computation speed and power consumption, it is common for these algorithms to be implemented into application-specific hardware processors, for example in Smart Cards. As with any other digital circuit, the internal memory elements, such as flip-flops, of these digital implementations can flip their value when the silicon is subjected to ionizing radiation or a high-energy light source. Hackers exploit this behavior by using laser light to perform what are commonly called fault attacks. After injecting the fault, the attacker records the faulty output pattern and performs specific post-processing operations which allow him to determine some bits of the internal encryption key. Repeating this process for different plain texts, a malicious actor can obtain the complete encryption key, or enough bits that a brute-force attack over the remaining bits becomes feasible. The present paper explores how to reproduce fault injection attacks on a cryptographic core implemented physically in an FPGA. Reproducing the fault attacks in the FPGA implementation will allow engineers to better study and implement mitigations and protections against these kinds of attacks in future designs.
Starting Page	1576
Ending Page	1580
File Size	860480
Page Count	5
File Format	PDF
ISBN	9781479978007
DOI	10.1109/ICIT.2015.7125321
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-03-17
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in