NDLI: State of charge, hysteresis and room temperature effects on the Ni-Cd battery modeling

Content Provider	IEEE Xplore Digital Library
Author	Garcia-Plaza, M. Serrano-Jimenez, D. Eloy-Garcia Carrasco, J. Alonso-Martinez, J.
Copyright Year	2015
Description	Author affiliation: Electr. Eng. Dept., Carlos III Univ., Leganes, Spain (Garcia-Plaza, M.; Serrano-Jimenez, D.; Eloy-Garcia Carrasco, J.; Alonso-Martinez, J.)
Abstract	Electrochemical batteries are complex devices to model whose static and dynamic responses are highly dependent on the value of its internal and external variables. This paper aims to determine the different importance of considering three of them (state of charge, hysteresis and room temperature) on the battery modeling accuracy. The battery model used in the paper is based on an electrical model composed of three different circuits: the current-voltage circuit, the state of charge circuit and the hysteresis circuit. The first circuit models the polarization of the battery, based on a second order Thévenin model. The last two circuits model the cycling and the hysteresis battery processes. Circuit parameters are dependent of the internal and external variables considered. Finally, the proposed model and characterization tests have been carried out and validated for a single cell of Ni-Cd of 11 Ah of capacity.
Starting Page	1191
Ending Page	1197
File Size	461865
Page Count	7
File Format	PDF
ISBN	9781479978007
DOI	10.1109/ICIT.2015.7125259
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-03-17
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Batteries Integrated circuit modeling Hysteresis System-on-chip Computational modeling Capacitors Partial discharges Thévenin model Ni-Cd Battery model State of Charge (SOC) Temperature
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in