NDLI: A systolic library for solving matrix equations

Content Provider	IEEE Xplore Digital Library
Author	Martinez, G. Fabregat, G. Hernandez, V.
Copyright Year	1999
Description	Author affiliation: Dept. de Inf., Jaume I Univ., Castellon, Spain (Martinez, G.)
Abstract	Matrix arithmetic is extensively used in the field of modern control theory as it is the most efficient way of solving the equations that describe the behavior of complex systems. Systolic algorithms have proved to be an effective way to perform matrix calculation, currently enforced by the use of FPGAs for their implementation. To avoid the requirement of a specific design and implementation for each problem, we propose the construction of a systolic library that can be easily used to build the solution for each concrete equation. This paper presents the main ideas taken into account when designing the library, and shows its application to the solution of the triangular case of the Sylvester equation.
Starting Page	120
Ending Page	125
File Size	59403
Page Count	6
File Format	PDF
ISBN	0769503217
ISSN	10896503
DOI	10.1109/EURMIC.1999.794457
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-09-08
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Libraries Equations Field programmable gate arrays Control systems Coprocessors Computational efficiency Costs Real time systems Algorithm design and analysis Identity-based encryption
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Field programmable gate array (FPGA) based embedded system design for AFM real-time control

Handel-C for rapid prototyping of VLSI coprocessors for real time systems

Improving simulation accuracy in design methodologies for dynamically reconfigurable logic systems

Reconfigurable memory based AES co-processor

A fast FPGA based coprocessor supporting hard real-time search

HDL based FPGA interface library for data acquisition and multipurpose real time algorithm processing

An FPGA-based custom coprocessor for automatic image segmentation applications

Hardware-Software Co-design of a Fingerprint Image Enhancement Algorithm

Compact Implementation of Threefish and Skein on FPGA

A systolic library for solving matrix equations

Similar Documents

Field programmable gate array (FPGA) based embedded system design for AFM real-time control

Handel-C for rapid prototyping of VLSI coprocessors for real time systems

Improving simulation accuracy in design methodologies for dynamically reconfigurable logic systems

Reconfigurable memory based AES co-processor

A fast FPGA based coprocessor supporting hard real-time search

HDL based FPGA interface library for data acquisition and multipurpose real time algorithm processing

An FPGA-based custom coprocessor for automatic image segmentation applications

Hardware-Software Co-design of a Fingerprint Image Enhancement Algorithm

Compact Implementation of Threefish and Skein on FPGA

A systolic library for solving matrix equations