NDLI: ASIC cryptographical processor based on DES

Please wait, while we are loading the content...

Proceedings Euro ASIC '92

UDL/I standardization effort another approach to HDL standard

A good input ordering for circuit verification based on binary decision diagrams

Application example of multi-level digital design verification by the SFG-tracing methodology

Datapath layout generation with in-the-cell routing and optimal column resequencing

G2L: system for converting low-level geometrical designs to a higher level representation

Evaluation of VLSI layout style implementations for efficiency

Using a CMOS ASIC technology for the development of an integrated ISFET sensor

An A/D-chip for accurate power measurement

ASIC design considerations for power management in laptop computers

Design of a robust analog/digital ASIC interface for hard industrial environment

Digital speed regulation for a washing machine motor

A temperature and voltage measurement cell for VLSI circuits

Testing ASICs at-speed

Integrating verification testing and logic synthesis

Design of highly reliable VLSI processors incorporating concurrent error detection/correction

High-quality physical designs of CMOS ICs

High speed CMOS operational amplifier

6 bits programmable VHF amplifier

ASIC chip set development for PCM 2 and 3-ary group MUX and DEMUX with EIS project

ASIC cryptographical processor based on DES

Test generation of controllers using the synthesis specifications

Comprehensive CAD support for boundary scan implementation in ASICs

Test generation using cross-observability calculations

On the construction of very large integer multipliers

A fast data path multiplier

Real time image processing system: design of an area CCD sensor driving integrated circuit

An ASIC for image dilation and erosion

A digital CMOS fully connected neural network with in-circuit learning capability and automatic identification of spurious attractors

Serial data interface for telecommunication satellites

Design of a complex combinational ASIC with educational aims

Implementation of a linear array element for matrix multiplication

Optimal module orientation by block rotation and wire length minimisation

A new graph theoretical approach to the selection of rip-ups

A genetic algorithm for the routing of VLSI circuits

Timing driven pin assignment in a hierarchical design environment

ACC: automatic cell characterization

Power calculation for high density CMOS gate arrays

High precision SPICE models for the simulation of analogue CMOS circuits

A new method for the minimization of memory area in high level synthesis

Flexible datapath compilation for Phideo

Resource assignment with different target architectures

Searching processor

Pipeline based design for numerically controlled oscillator

VLSI design of an 8-bit fixed point CORDIC processor with extended operation set

VLSI chip set for floating point vector processing

Algebraic decomposition of MCNC benchmark FSMs for logic synthesis

Automatic synthesis of Boolean functions on Xilinx and Actel programmable devices

An efficient program for logic synthesis of mod-2 sum expressions

VLSI ASIC design for MAC video processing integration in SGS-Thomson microelectronics chip set

A double-sourced ASIC for contactless badges

A mixed-mode ASIC for interface control of smart-card parcmeter

VLSI-oriented asynchronous controller synthesis based on a flip-flop cell array structure

Synthesis and partitioning of standard cells for floorplan optimization

A new approach to timing driven partitioning of combinational logic

CMOS video cameras

A dedicated circuit for real time motion estimation

A data-flow processor for real-time low-level image processing

An image decoding ASIC for space-based applications

VHDL in logic synthesis-an applications perspective

Reduced voltage swing, high speed CMOS driver, receiver techniques for multiple chip set applications

SICURE-a crypto chip for rapid encipherment

Design and implementation of a dedicated neural network for handwritten digit recognition

Processor chip design on submicron ASICs

A 16/24-bit DSP-ASIC coprocessor for AC motor modelling

Single-chip RNS two port parallel adaptor for wave digital filters

VLSI implementation of a cochlear model

A SIMD machine for beamforming on a chip

KISS-16: realization of a DSP optimized for digital mobile radio systems

Algorithmic ADC for use in ASIC design

A smart power IC for high side driver applications

DSP-ASIC based voltage feedback switching regulator chip for electromechanical contactor

A versatile building-block for high-speed current-mode analog ICs

DBIMOS: the mix in one approach

Advances in high speed ECL technology and interconnection techniques

Euro ASIC '91 (Cat. No.91TH0367-3)

[Proceedings] EURO ASIC `90

ASIC cryptographical processor based on DES

Content Provider	IEEE Xplore Digital Library
Author	Verbauwhede, I. Hoornaert, F. Vandewalle, J. De Man, H.
Copyright Year	1991
Description	Author affiliation: IMEC vzw, Heverlee, Belgium (Verbauwhede, I.)
Abstract	To date, many commercial applications in telecommunications, data transmission and data storage require a high level of cryptographical protection. The ASIC processor, presented here, can be programmed to execute a large set of cryptographical functions, not found in other cryptographical devices. Novel architectures for both data path and controller have been designed to realize this high degree of programmability, while still reaching a high throughput. The compact processor counts 18 K transistors on 25 mm/sup 2/ in a 2.4 mu m CMOS process and yet it reaches a throughput of 30 Mbit/s for every single-encryption mode. It is the fastest data encryption standard (DES) processor currently available.<>
Starting Page	292
Ending Page	295
File Size	445079
Page Count	4
File Format	PDF
ISBN	0818621850
DOI	10.1109/EUASIC.1991.212850
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1991-05-27
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Application specific integrated circuits Cryptography Throughput Message authentication Coprocessors Data communication Memory Protection Telecommunication control CMOS process
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in