NDLI: Leakage evaluation on power balance countermeasure against side-channel attack on FPGAs

Content Provider	IEEE Xplore Digital Library
Author	Xin Fang Pei Luo Yunsi Fei Leeser, M.
Copyright Year	2015
Description	Author affiliation: Electr. & Comput. Eng. Dept., Northeastern Univ., Boston, MA, USA (Xin Fang; Pei Luo; Yunsi Fei; Leeser, M.)
Abstract	Power leakage through side-channels has been utilized by attackers to recover secret information in embedded cryptographic systems, and various countermeasures have been devised to mitigate this kind of leakage. In hardware systems, examples of such countermeasures include power balance circuits and masked gates. Power balance technologies such as Wave Dynamic Differential Logic (WDDL) aim to balance the power by introducing differential logic. However, the early evaluation effect, which can take advantage of the possible different arrival times for a pair of differential input signals, hampers the strength of the power balance countermeasure. In this paper, we provide a new method to further balance the power of differential signals by manipulating the lower level primitives and applying placement constraints on a Field Programmable Gate Array (FPGA). We use the Advanced Encryption Standard (AES) encryption algorithm as an example to demonstrate the amount of leakage for different implementations. Results show that constraining the differential pair in one LUT does not guarantee power leakage reduction, and placement constraints on state registers are necessary.
Starting Page	1
Ending Page	6
File Size	1482768
Page Count	6
File Format	PDF
e-ISBN	9781467392860
DOI	10.1109/HPEC.2015.7322469
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-09-15
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Correlation Logic gates Routing Registers Table lookup Cryptography Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in