NDLI: DDR memory errors caused by Row Hammer

Please wait, while we are loading the content...

2015 IEEE High Performance Extreme Computing Conference (HPEC)

Hardware-efficient compressed sensing encoder designs for WBSNs

Coarse-grain reconfigurable ASIC through multiplexer based switches

Performance and productivity evaluation of hybrid-threading HLS versus HDLs

Aparapi-UCores: A high level programming framework for unconventional cores

High performance user space sockets on low power System on a Chip platforms

A tag based vector reduction circuit

Boosting irregular array Reductions through In-lined Block-ordering on fast processors

MAGMA embedded: Towards a dense linear algebra library for energy efficient extreme computing

Optimizing Space Time Adaptive Processing through accelerating memory-bounded operations

A near real-time, parallel and distributed adaptive object detection and retraining framework based on AdaBoost algorithm

Agile Condor: A scalable high performance embedded computing architecture

Graphulo implementation of server-side sparse matrix multiply in the Accumulo database

An accelerated procedure for hypergraph coarsening on the GPU

A task-based linear algebra Building Blocks approach for scalable graph analytics

Sampling large graphs for anticipatory analytics

Heterogeneous work-stealing across CPU and DSP cores

Achieving low latency, reduced memory footprint and low power consumption with data streaming

Embedded second-order cone programming with radar applications

Efficient parallelization of path planning workload on single-chip shared-memory multicores

Monte Carlo simulations on Intel Xeon Phi: Offload and native mode

Improving the performance of graph analysis through partitioning with sampling

Optimization of symmetric tensor computations

Using a Power Law distribution to describe big data

Enabling application resilience through programming model based fault amelioration

Secure architecture for embedded systems

DDR memory errors caused by Row Hammer

Dawn: Rapid large-scale protein multiple sequence alignment and conservation analysis

Sorting sixteen numbers

GPU acceleration of iterative physical optics-based electromagnetic simulations

A fast, energy-efficient abstraction for simultaneous breadth-first searches

Accelerating K-Means clustering with parallel implementations and GPU computing

Atomic-delayed execution: A concurrent programming model for incomplete graph-based computations

Leakage evaluation on power balance countermeasure against side-channel attack on FPGAs

Parallel vectorized algebraic AES in Matlab for rapid prototyping of encrypted sensor processing algorithms and database analytics

Big Data strategies for Data Center Infrastructure management using a 3D gaming platform

D4M: Bringing associative arrays to database engines

Improving Big Data visual analytics with interactive virtual reality

Biomedical relation extraction using stochastic difference equations

High performance computing of gene regulatory networks using a message-passing model

Lustre, hadoop, accumulo

Algorithm Flattening: Complete branch elimination for GPU requires a paradigm shift from CPU thinking

GPU implementation of reverse coordinate conversion for proteins

Bisection and twisted SVD on GPU

GPU accelerated geometric multigrid method: Comparison with preconditioned conjugate gradient

Automatic cluster parallelization and minimizing communication via selective data replication

Enabling on-demand database computing with MIT SuperCloud database management system

FIDES: Enhancing trust in reconfigurable based hardware systems

Hierarchical clustering and k-means analysis of HPC application kernels performance characteristics

Multi-modal sensor registration for vehicle perception via deep neural networks

A signals processing and big data framework for Monte Carlo aircraft encounters

A cloud-based approach to big graphs

Program fracture and recombination for efficient automatic code reuse

2013 IEEE High Performance Extreme Computing Conference (HPEC)

2012 IEEE Conference on High Performance Extreme Computing

DDR memory errors caused by Row Hammer

Content Provider	IEEE Xplore Digital Library
Author	Aichinger, B.
Copyright Year	2015
Description	Author affiliation: New Bus. Dev., FuturePlus Syst. Corp., Bedford, NH, USA (Aichinger, B.)
Abstract	DDR3 memory is at the heart of almost all cloud computing servers today. A recently publicized failure mechanism in DDR3 memory, coined Row Hammer, has been shown to not only be a reliability issue but also a security risk. No industry standards group, government agency or trade association has signed up to address this issue. Data Centers and end users are on their own. This paper will discuss briefly the problem, mitigation strategies and a unique testing tool to determine what applications have the potential to create these types of failures.
Starting Page	1
Ending Page	5
File Size	1450532
Page Count	5
File Format	PDF
e-ISBN	9781467392860
DOI	10.1109/HPEC.2015.7322462
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-09-15
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Industries Row Hammer DDR3 memory Radiation detectors Random access memory Failure analysis Data Center down time Software DDR3 Failures Error correction codes Servers DDR4
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in