NDLI: Fine-Grained Power Control Using A Multi-Voltage Variable Pipeline Router

Content Provider	IEEE Xplore Digital Library
Author	Nakamura, T. Matsutani, H. Koibuchi, M. Usami, K. Amano, H.
Copyright Year	2012
Abstract	We propose a Multi-Vdd Fine-Grained VariablePipeline (MVFG-VP) router in order to reduce power consumptionof Network-on-Chips (NoCs) designed for many-coreprocessors. MVFG-VP router adjusts its pipeline depth (i.e., communication latency) and supply voltage level of each inputand output channel independently. Unlike Dynamic Voltageand Frequency Scaling (DVFS) routers, MVFG-VP routersshare the same operating frequency, and thus there is noneed to synchronize neighboring routers working at differentfrequencies. The proposed power management policy makes thesupply voltage of each input and output channel low wheneverthe channel is idle. A MVFG-VP router is designed by using a65nm process and evaluated using a full-system CMP simulator. Evaluation results show that the power consumption is reducedby 33.6% while the performance overhead is only 4.4%compared to a conventional router. In addition, the fine-grainpower management approach is compared to a coarse-grainpower management (for a Multi-Vdd Coarse-Grained VariablePipeline router: MVCG-VP router) that simply controls thesupply voltage of a whole router. The results show that finegrainand less energy overhead approach reduces the powerconsumption by 16.6% compared to the coarse-grain approachwith the same application performance.
Starting Page	59
Ending Page	66
File Size	317950
Page Count	8
File Format	PDF
ISBN	9781467325356
e-ISBN	9780769548005
DOI	10.1109/MCSoC.2012.38
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-09-20
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Variable pipline Power demand Program processors Pipelines Low Power Switches Network-on-chip Router Voltage control Delay Clocks Fine-Grained Power Control
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A multi-Vdd dynamic variable-pipeline on-chip router for CMPs

Power management in multi-core processors using automatic dynamic pipeline stage unification

A dynamic algorithm to reduce power consumption in multi-core processors

NoC frequency scaling with flexible-pipeline routers

Power balanced pipelines

A power-efficient network-on-chip for multi-core stream processors

A low latency wormhole router for asynchronous on-chip networks

Power- and performance-aware fine-grained reconfigurable router architecture for NoC

Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs

Fine-Grained Power Control Using A Multi-Voltage Variable Pipeline Router

Similar Documents

A multi-Vdd dynamic variable-pipeline on-chip router for CMPs

Power management in multi-core processors using automatic dynamic pipeline stage unification

A dynamic algorithm to reduce power consumption in multi-core processors

NoC frequency scaling with flexible-pipeline routers

Power balanced pipelines

A power-efficient network-on-chip for multi-core stream processors

A low latency wormhole router for asynchronous on-chip networks

Power- and performance-aware fine-grained reconfigurable router architecture for NoC

Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs

Fine-Grained Power Control Using A Multi-Voltage Variable Pipeline Router