NDLI: An improvement of chip design for auditory source localization awareness

Content Provider	IEEE Xplore Digital Library
Author	Jhing-Fa Wang Chih-Hung Chou Ying-Jia Huang Po-Chuan Lin Bo-Wei Chen
Copyright Year	2011
Description	Author affiliation: Department of Electrical Engineering National Cheng Kung University, Tainan City, Taiwan (Jhing-Fa Wang; Chih-Hung Chou; Ying-Jia Huang; Bo-Wei Chen) \|\| Department of Electronics Engineering and Computer Science, Tung-Fang Design University, Kaohsiung County, Taiwan (Po-Chuan Lin)
Abstract	Sound localization or direction of arrival (DOA) estimation plays a key role in awareness technologies since it can identify the coordinates of an unknown source. In this study, we present a new chip design, which is primarily based on the average magnitude difference function (AMDF), for reducing the hardware area and power consumption. Meanwhile, two novel hardware architectures with the folded architecture and circular buffer are also proposed in order to save unnecessary computation in this system, including short critical paths and simply control units of data access. The experimental results show that our proposed design can successfully enhance the operating frequency and reach higher performance. Furthermore, the accuracy rate of our system can achieve 90% with ±3° errors on average. The chip simulation result displays that the power consumption is approximately 1.3 mW, and the chip area is 0.998 $mm^{2}$ with 0.18-µm CMOS process.
Starting Page	366
Ending Page	369
File Size	1033793
Page Count	4
File Format	PDF
ISBN	9781457708879
e-ISBN	9781457708886
DOI	10.1109/ICAwST.2011.6163101
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-09-27
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Microwave integrated circuits Average magnitude difference function Correlation Time delay of estimation Computer architecture Digital signal processing Hardware Iron Folded architecture Localization awareness
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance of GCC- and AMDF-Based Time-Delay Estimation in Practical Reverberant Environments

DSP Implementation of Time Delay Estimation Based on Bufferable Average Square Difference Matrix

A hardware design for time delay estimation of TDOA

Implementation of magnitude estimation algorithm for hearing aid

Real time acoustic source localization of emergency signals

Research on acoustic source localization using time difference of arrival measurements

Analog circuit for sound localization applications

Analog circuit for sound localization applications

A Low-Power Integrated Circuit for Interaural Time Delay Estimation Without Delay Lines

An improvement of chip design for auditory source localization awareness

Similar Documents

Performance of GCC- and AMDF-Based Time-Delay Estimation in Practical Reverberant Environments

DSP Implementation of Time Delay Estimation Based on Bufferable Average Square Difference Matrix

A hardware design for time delay estimation of TDOA

Implementation of magnitude estimation algorithm for hearing aid

Real time acoustic source localization of emergency signals

Research on acoustic source localization using time difference of arrival measurements

Analog circuit for sound localization applications

Analog circuit for sound localization applications

A Low-Power Integrated Circuit for Interaural Time Delay Estimation Without Delay Lines

An improvement of chip design for auditory source localization awareness