NDLI: A Low-Power Integrated Circuit for Interaural Time Delay Estimation Without Delay Lines

Content Provider	IEEE Xplore Digital Library
Author	Chacon-Rodriguez, A. Martin-Pirchio, F. Sanudo, S. Julian, P.
Copyright Year	2004
Abstract	A low-power IC for the estimation of the delay between two infinitely clipped (digital) signals is designed and implemented in a 0.35-mum standard CMOS technology. The proposed circuit is based on a sliding-mode control system and does not need past values of the inputs, which are usually stored using chains of digital registers or analog delay lines and significantly increase the power consumption. The IC is intended to work in ultralow-power miniature sensor network nodes performing localization in the audio range [20, 1000] Hz, as part of a forest environmental protection network. Power dissipation results show a core power consumption of 1.04 muW at 3.3 V and only 282 nW at 1.8 V-in both cases with a clock frequency of 200 kHz. The circuit is fully operative and was successfully tested on field as part of a low-power bearing sensor unit.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	575
Ending Page	579
Page Count	5
File Size	414258
File Format	PDF
ISSN	15497747
Volume Number	56
Issue Number	7
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-07-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay effects Delay estimation Delay lines CMOS technology Energy consumption Circuit testing CMOS integrated circuits CMOS digital integrated circuits Signal design Integrated circuit technology microphone arrays Acoustic signal processing bearing angle estimation correlation-derivative circuit delay estimation correlation methods direction of arrival estimation low-power consumption low-power sensor networks
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A low-power correlation-derivative CMOS VLSI circuit for bearing estimation

A Barankin-Type Bound on Direction Estimation Using Acoustic Sensor Arrays

A low-power CMOS time-to-digital converter

Programmable Analog-to-Digital Converter for Low-Power DC–DC SMPS

An analog beam-forming circuit for ultrasound imaging using switched-current delay lines

Low-Complexity Direction-of-Arrival Estimation Based on Wideband Co-Prime Arrays

Far-Field Acoustic Source Localization and Bearing Estimation Using $SigmaDelta$ Learners

Robust sound localization in 0.18 /spl mu/m CMOS

A CMOS low-noise and low-power charge sampling integrated circuit for capacitive detector/sensor interfaces

A Low-Power Integrated Circuit for Interaural Time Delay Estimation Without Delay Lines

Similar Documents

A low-power correlation-derivative CMOS VLSI circuit for bearing estimation

A Barankin-Type Bound on Direction Estimation Using Acoustic Sensor Arrays

A low-power CMOS time-to-digital converter

Programmable Analog-to-Digital Converter for Low-Power DC–DC SMPS

An analog beam-forming circuit for ultrasound imaging using switched-current delay lines

Low-Complexity Direction-of-Arrival Estimation Based on Wideband Co-Prime Arrays

Far-Field Acoustic Source Localization and Bearing Estimation Using $SigmaDelta$ Learners

Robust sound localization in 0.18 /spl mu/m CMOS

A CMOS low-noise and low-power charge sampling integrated circuit for capacitive detector/sensor interfaces

A Low-Power Integrated Circuit for Interaural Time Delay Estimation Without Delay Lines