NDLI: A Framework for Automated Testing of RTL Designs

Content Provider	IEEE Xplore Digital Library
Author	Patil, A. Proeller, M. Kshirasagar, A. Nahar, A.
Copyright Year	2015
Description	Author affiliation: Ifm Syntron GMBH, Kressbronn, Germany (Proeller, M.) \|\| Ifm Eng. Private Ltd., Pune, India (Patil, A.; Kshirasagar, A.; Nahar, A.)
Abstract	This paper describes a novel testing framework for RTL Designs. The framework emphasizes effectiveness of automated black box testing of RTL Designs. The proposed test framework requires minimum human intervention and test cases can be executed with a single click. For extensively generic based testbench, our test framework can be made highly configurable. We can easily integrate any RTL design and its testbench in the proposed test framework. The crux of the proposed test framework is a Python script which interacts with the design entry tool and simulator to execute the testcases as per the configuration. The examples illustrated in this paper use HDL Designer as a design entry tool and Model Sim as a simulator. The paper then details design and implementation of a fully automated testbench. Successful results obtained by using this framework for two industrial projects are elaborated. This test framework also includes metrics to estimate the comprehensive code coverage.
Starting Page	989
Ending Page	991
File Size	314309
Page Count	3
File Format	PDF
ISBN	9781479968923
DOI	10.1109/ICCUBEA.2015.195
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-02-26
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Measurement Testbench Computational modeling Automated XML Behavioral simulation RTL Designs Hardware design languages Integrated circuit modeling Field programmable gate arrays Testing Python
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Debugging methodology for a synthesizable testbench FPGA emulator

TPartition: testbench partitioning for hardware-accelerated functional verification

A framework for verifying functional correctness in Odin II

Test environment for Bluetooth Baseband integrated circuit development

Jumble: A Hardware-in-the-Loop Simulation System for JHDL

Rapid RTL-based signal ranking for FPGA prototyping

A reconfigurable Markov chain simulator for analysis of parallel systems

Development of hardware in loop for simulation accerlation

An infrastructure to functionally test designs generated by compilers targeting FPGAs

A Framework for Automated Testing of RTL Designs

Similar Documents

Debugging methodology for a synthesizable testbench FPGA emulator

TPartition: testbench partitioning for hardware-accelerated functional verification

A framework for verifying functional correctness in Odin II

Test environment for Bluetooth Baseband integrated circuit development

Jumble: A Hardware-in-the-Loop Simulation System for JHDL

Rapid RTL-based signal ranking for FPGA prototyping

A reconfigurable Markov chain simulator for analysis of parallel systems

Development of hardware in loop for simulation accerlation

An infrastructure to functionally test designs generated by compilers targeting FPGAs

A Framework for Automated Testing of RTL Designs