NDLI: Radio Frequency Design of Fast Locking Digital Phase Locked Loop

Content Provider	IEEE Xplore Digital Library
Author	Dalal, A. Digrase, N. Lanjewar, R.
Copyright Year	2015
Description	Author affiliation: Dept. of Electron., Dr. Babasaheb Coll. of Eng. & Res., Nagpur, India (Lanjewar, R.) \|\| Dept. of Electron. & Telecommun., Rajiv Gandhi Coll. of Eng. & Res., Nagpur, India (Dalal, A.) \|\| Dept. of EXTC, Gov. Coll. of Eng., Amravati, India (Digrase, N.)
Abstract	Phase locked loop (PLL) is a control system that generates a signal that has a fixed relation to the phase of a reference signal. The performance of PLL is primarily dependent on the lock time, it is the time the PLL takes to adapt and settle after a sudden change of the input signal frequency. It is desired to design a novel fast locking digital PLL. The high speed high throughput applications needed for information technology demand that the lock time should be as small as possible. The fast locking digital PLL proposed is consisting of two main stages, namely fine stage and coarse stage. The fine stage is having a phase detector, a multiple charge ump and voltage control oscillator while the coarse stage mainly consists the fast locking algorithm. It is having a frequency comparator array, a 3:8 decoder and an encoder. The PLL designed is having a centre frequency 500MHz with 20% deviation. The efforts are made to reduce the lock time and to achieve a high degree of accuracy in the work. A comparison for the locking time and the capture ranges is made between two technologies i.e. 0.18 μm and 50nm. It is found that there is great reduction in the locking time when 50nm technology is used. The locking time is found around 60 to 70nsec. The comparison is also made between the locking times of respective conventional and fast locking digital phase locked loop. The simulations are done using Advance Design System (ADS) software.
Starting Page	942
Ending Page	948
File Size	1168769
Page Count	7
File Format	PDF
ISBN	9781479968923
DOI	10.1109/ICCUBEA.2015.187
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-02-26
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phase Locked Loop Capture range Multiple charge pump Voltage controlled oscillator Locking range
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A fast locking digital phase-locked loop using programmable charge pump

Design and implementation of charge-pump phase-locked loop

A Fast-Locking Digital Phase-Locked Loop

Architecture and Design of an Integer N Charge Pump Phase Locked Loop for 2 4 GHz Wireless Application

A low jitter wide tuning range phase locked loop with low power consumption in 180nm CMOS technology

Phase-locked loop embedded in 5578TC024 FPGA

A low-power and wide tuning range frequency locked loop for a Cognitive Radio system

Towards SET Mitigation in RF Digital PLLs: From Error Characterization to Radiation Hardening Considerations

Design of low phase noise and fast locking PLL frequency synthesizer

Radio Frequency Design of Fast Locking Digital Phase Locked Loop

Similar Documents

A fast locking digital phase-locked loop using programmable charge pump

Design and implementation of charge-pump phase-locked loop

A Fast-Locking Digital Phase-Locked Loop

Architecture and Design of an Integer N Charge Pump Phase Locked Loop for 2 4 GHz Wireless Application

A low jitter wide tuning range phase locked loop with low power consumption in 180nm CMOS technology

Phase-locked loop embedded in 5578TC024 FPGA

A low-power and wide tuning range frequency locked loop for a Cognitive Radio system

Towards SET Mitigation in RF Digital PLLs: From Error Characterization to Radiation Hardening Considerations

Design of low phase noise and fast locking PLL frequency synthesizer

Radio Frequency Design of Fast Locking Digital Phase Locked Loop