NDLI: Comparison of regular and tree based multiplier architectures with modified booth encoding for 4 bits on layout level using 45nm technology

Content Provider	IEEE Xplore Digital Library
Author	Dinesh, B. Venkateshwaran, V. Kavinmalar, P. Kathirvelu, M.
Copyright Year	2014
Description	Author affiliation: Dept. of ECE, KPR Inst. of Eng. & Technol., Coimbatore, India (Dinesh, B.; Venkateshwaran, V.; Kavinmalar, P.; Kathirvelu, M.)
Abstract	Multipliers are key components of many high performance systems such as FIR filters, microprocessors, digital signal processors, etc. A system's performance is generally determined by the performance of the multiplier as the multiplier is generally the slowest element in the system. The analysis of performance parameters of different multiplier logics is essential for design of a system intended for a specific function with constraints on Power, Area and Delay. The paper presents a detailed analysis of all the serial-parallel and parallel architectures. The multipliers are designed for 4 bit multiplication using DSCH tool and the corresponding layouts are obtained using Microwind 3.5 tool using 45nm technology. From the analysis it is observed that the array multipliers provide a regular routing structure which will be optimum for FPGA based systems. Among the tree based multipliers Dadda multipliers have a slight advantage over Wallace tree multipliers in terms of performance. The Modified booth multiplier is comparatively inefficient for bits lesser than or equal to 4, due to the increased area involved for realization of the booth encoder and booth selector blocks. The analysis shows that for lower order bits Dadda reduction is the most efficient.
Starting Page	1
Ending Page	6
File Size	4185491
Page Count	6
File Format	PDF
e-ISBN	9781479949823
DOI	10.1109/ICGCCEE.2014.6922297
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-03-06
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Multipliers Layout Low Power Vegetation Routing Encoding Delays Arrays PDP Adders
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Tree multipliers with modified Booth algorithm based on adiabatic CPL

A study of performance comparison of digital multipliers using 22nm strained silicon technology

Design and Comparison of Regularize Modified Booth Multiplier Using Different Adders

Low power and high speed computation using hybridized multiplier

Design of modified low power booth multiplier

Multipliers Using Low Power Adder Cells Using 180nm Technology

Design of ultra low power multipliers using hybrid adders

High Speed Modified Booth Encoder Multiplier for Signed and Unsigned Numbers

VLSI Based Combined Multiplier Architecture

Comparison of regular and tree based multiplier architectures with modified booth encoding for 4 bits on layout level using 45nm technology

Similar Documents

Tree multipliers with modified Booth algorithm based on adiabatic CPL

A study of performance comparison of digital multipliers using 22nm strained silicon technology

Design and Comparison of Regularize Modified Booth Multiplier Using Different Adders

Low power and high speed computation using hybridized multiplier

Design of modified low power booth multiplier

Multipliers Using Low Power Adder Cells Using 180nm Technology

Design of ultra low power multipliers using hybrid adders

High Speed Modified Booth Encoder Multiplier for Signed and Unsigned Numbers

VLSI Based Combined Multiplier Architecture

Comparison of regular and tree based multiplier architectures with modified booth encoding for 4 bits on layout level using 45nm technology