NDLI: Enhancement of multiple parallel assay operations with cross contamination avoidance in a given biochip

Content Provider	IEEE Xplore Digital Library
Author	Dhal, D. Datta, P. Chakrabarty, A. Pal, R.K.
Copyright Year	2014
Description	Author affiliation: Dept. of Comput. Sci. & Eng., Univ. of Calcutta, Kolkata, India (Datta, P.; Chakrabarty, A.; Pal, R.K.) \|\| Dept. of Inf. Technol., Assam Univ., Silchar, India (Dhal, D.)
Abstract	Digital microfluidic biochips are restructuring many areas of Biochemistry, Biomedical sciences, and Microelectronics. It is also known as `Lab-on-a-Chip' for its recognition as a substitute for laboratory experiments. In recent times, due to emergency and cost efficacy, more than one assay operations are required to be performed at the same time. So, parallelism is a must in designing biochips. Having an area of a given chip as a constraint, how efficiently we can use a restricted sized chip and how much parallelism can be built-in are the objectives of this paper. A specific application of an assay may characterize a sample where, say only one type of reagent and multiple samples have been considered, or vice versa, and identify some parameter(s) of the sample(s) under requirement in parallel. In our experimentation, we essentially do this task in parallel for five such sets of subregions of a given restricted sized chip in digital microfluidics using an array based partitioning pin assignment technique, where cross contamination problem has also been considered, and efficiency of proper taxonomy of a given sample has also been improved.
Starting Page	1
Ending Page	7
File Size	2227956
Page Count	7
File Format	PDF
e-ISBN	9781479923205
DOI	10.1109/ECS.2014.6892723
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-02-13
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Design automation Roads Pin constrained design Sample Ink Biology Synchronization Reagent Algorithm Cross contamination Wash droplet Parallel processing Parallelism Lab-on-a-chip Silicon
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in