NDLI: A framework for FPGA functional units in high performance computing

Content Provider	IEEE Xplore Digital Library
Author	Koltes, A. O'Donnell, J.T.
Copyright Year	2010
Description	Author affiliation: Department of Informatics and Mathematics, University of Passau, Germany (Koltes, A.) \|\| Department of Computing Science, University of Glasgow, United Kingdom (O'Donnell, J.T.)
Abstract	FPGAs make it practical to speed up a program by defining hardware functional units that perform calculations faster than can be achieved in software. Specialised digital circuits avoid the overhead of executing sequences of instructions, and they make available the massive parallelism of the components. The FPGA operates as a coprocessor controlled by a conventional computer. An application that combines software with hardware in this way needs an interface between a communications port to the processor and the signals connected to the functional units. We present a framework that supports the design of such systems. The framework consists of a generic controller circuit defined in VHDL that can be configured by the user according to the needs of the functional units and the I/O channel. The controller contains a register file and a pipelined programmable register transfer machine, and it supports the design of both stateless and stateful functional units. Two examples are described: the implementation of a set of basic stateless arithmetic functional units, and the implementation of a stateful algorithm that exploits circuit parallelism.
Starting Page	1
Ending Page	8
File Size	626187
Page Count	8
File Format	PDF
ISBN	9781424465330
e-ISBN	9781424465347
DOI	10.1109/IPDPSW.2010.5470769
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-04-19
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	High performance computing FPGA Communication system control Software performance Parallel processing Hardware Registers Application software Field programmable gate arrays Digital circuits Interface Coprocessors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hardware/software interface for high-performance space computing with FPGA coprocessors

Reconfigurable processing with field programmable gate arrays

Hardware compilation for FPGA-based configurable computing machines

An FPGA-based floating-point Jacobi iterative solver

A reconfigurable high level FPGA-based coprocessor

An FPGA-based floating-point processor array supporting a high-precision dot product

High performance FPGA controller for digital control of power electronics applications

High level programming for real time FPGA based video processing

Variable tracking technique: a single-pass method to determine data dependence

A framework for FPGA functional units in high performance computing

Similar Documents

Hardware/software interface for high-performance space computing with FPGA coprocessors

Reconfigurable processing with field programmable gate arrays

Hardware compilation for FPGA-based configurable computing machines

An FPGA-based floating-point Jacobi iterative solver

A reconfigurable high level FPGA-based coprocessor

An FPGA-based floating-point processor array supporting a high-precision dot product

High performance FPGA controller for digital control of power electronics applications

High level programming for real time FPGA based video processing

Variable tracking technique: a single-pass method to determine data dependence

A framework for FPGA functional units in high performance computing