NDLI: Low power, high performance current mode transceiver for Network-on-Chip communication

Content Provider	IEEE Xplore Digital Library
Author	Vidya, V.M. Thilagavathy, R. Bhaskar, M.
Copyright Year	2011
Description	Author affiliation: Department of ECE, National Institute of Technology, Tiruchirappalli, India (Vidya, V.M.; Thilagavathy, R.; Bhaskar, M.)
Abstract	In literature, for network on-chip communications, voltage mode and current mode transceivers have been proposed to achieve high performance. In voltage mode transceivers the signal swing is more, which makes the link power high and also limits the bandwidth. Hence, the current mode signaling can be a solution for better performance than voltage mode signaling in terms of delay and power. This paper presents a modified low power, high performance current mode transceiver, which suits for network on chip communication (NoC). The proposed transceiver circuit is implemented in UMC 180nm technology using Cadence spectre tool. From the post layout simulations, it is observed that, the proposed transmitter circuit has a signal swing of 80mV, which is 1.5 times less for normal transistor sizes comparing to the existing circuit. The proposed current mode sense amplifier, which acts as a receiver is able to sense up to an input signal swing of 20mV, which is less by a factor of 2.5 than the reported circuit. The delay of the proposed current mode sense amplifier is less than 50psec, where as for the receiver reported in literature it is 80psec.
Starting Page	223
Ending Page	227
File Size	771690
Page Count	5
File Format	PDF
ISBN	9781612846545
e-ISBN	9781612846538
DOI	10.1109/ICSCCN.2011.6024548
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-07-21
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Transmitters Current mode signaling Wires Integrated circuit interconnections Crosstalk Pre-emphasis Receivers Network-on-Chip (Noc) Transceivers System-on-a-chip Voltage mode
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A novel low-swing transceiver for interconnection between NoC routers

Low-Power, High-Speed Transceivers for Network-on-Chip Communication

A clock-less transceiver for global interconnect

Efficient high-speed current-mode links for network-on-chip performance optimization

Energy-efficient transceiver circuits for short-range on-chip interconnects

Robust current-mode on-chip interconnect signaling scheme in deep submicron

A Low-Power 4-PAM Transceiver Using a Dual-Sampling Technique for Heterogeneous Latency-Sensitive Network-on-Chip

Current-mode simultaneous bidirectional transceiver for on-chip global interconnects

A 95fJ/b current-mode transceiver for 10mm on-chip interconnect

Low power, high performance current mode transceiver for Network-on-Chip communication

Similar Documents

A novel low-swing transceiver for interconnection between NoC routers

Low-Power, High-Speed Transceivers for Network-on-Chip Communication

A clock-less transceiver for global interconnect

Efficient high-speed current-mode links for network-on-chip performance optimization

Energy-efficient transceiver circuits for short-range on-chip interconnects

Robust current-mode on-chip interconnect signaling scheme in deep submicron

A Low-Power 4-PAM Transceiver Using a Dual-Sampling Technique for Heterogeneous Latency-Sensitive Network-on-Chip

Current-mode simultaneous bidirectional transceiver for on-chip global interconnects

A 95fJ/b current-mode transceiver for 10mm on-chip interconnect

Low power, high performance current mode transceiver for Network-on-Chip communication