NDLI: A real-time selective harmonic elimination based on a transient-free, inner closed-loop control for cascaded multilevel inverters

Content Provider	IEEE Xplore Digital Library
Author	Hui Zhao Tian Jin Shuo Wang Deliang Wu Liang Sun
Copyright Year	2014
Description	Author affiliation: Power Electron. & Electr. Power Res. Lab., Univ. of Texas at San Antonio, San Antonio, TX, USA (Hui Zhao; Tian Jin; Shuo Wang; Deliang Wu; Liang Sun)
Abstract	Applying the selective harmonic elimination (SHE) technique to grid connected cascaded modular multilevel inverters has been widely discussed in literature. However, due to the difficulties of solving high-order non-linear transcendental equations, the SHE technique cannot be implemented in real time so its applications are limited. This paper presents a technique to convert the non-linear equations to a specific control system and use a look-up table, integral controllers and a decoupling controller to help the system converge to a zero-error steady state. An inner instantaneous observer is introduced to directly extract the harmonic spectrum of the output voltages without directly sensing output voltages. It can not only simplify hardware design but also eliminate the phase delay generated by conventional spectrum extracting algorithm. The proposed technique can achieve an accurate switching angle control and a fast response. Simulation and experimental results verified that the system can achieve zero-error steady state within one line period.
Starting Page	3679
Ending Page	3686
File Size	1319431
Page Count	8
File Format	PDF
ISBN	9781479957767
DOI	10.1109/ECCE.2014.6953901
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-09-14
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Instantaneous observer Zero-error steady state Switches Observers Harmonic analysis Steady-state Mathematical model Selective harmonic elimination (SHE) Real time calculation Equations Cascaded multilevel inverters
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Real-Time Selective Harmonic Elimination Based on a Transient-Free Inner Closed-Loop Control for Cascaded Multilevel Inverters

A grid-connected cascaded H-bridge multilevel converter with quasi seven-level Selective Harmonic Elimination

SHE-PWM and optimized DC voltage levels for cascaded multilevel inverters control

Quasi seven-level operation of multilevel converters with selective harmonic elimination

Real-time Harmonics Elimination procedures for high-power converters

Precise modelling of switching and conduction losses in cascaded h-bridge multilevel inverters

Selective harmonic elimination for quasi seven-level operation of cascaded-type multilevel converters with unequal DC sources

Investigation about numerical methods for Selective Harmonics Elimination in cascaded multilevel inverters

A new adaptive selective harmonic elimination method for cascaded multilevel inverters using evolutionary methods

A real-time selective harmonic elimination based on a transient-free, inner closed-loop control for cascaded multilevel inverters

Similar Documents

A Real-Time Selective Harmonic Elimination Based on a Transient-Free Inner Closed-Loop Control for Cascaded Multilevel Inverters

A grid-connected cascaded H-bridge multilevel converter with quasi seven-level Selective Harmonic Elimination

SHE-PWM and optimized DC voltage levels for cascaded multilevel inverters control

Quasi seven-level operation of multilevel converters with selective harmonic elimination

Real-time Harmonics Elimination procedures for high-power converters

Precise modelling of switching and conduction losses in cascaded h-bridge multilevel inverters

Selective harmonic elimination for quasi seven-level operation of cascaded-type multilevel converters with unequal DC sources

Investigation about numerical methods for Selective Harmonics Elimination in cascaded multilevel inverters

A new adaptive selective harmonic elimination method for cascaded multilevel inverters using evolutionary methods

A real-time selective harmonic elimination based on a transient-free, inner closed-loop control for cascaded multilevel inverters