NDLI: Vedic Mathematics Based Multiply Accumulate Unit

Content Provider	IEEE Xplore Digital Library
Author	Jaina, D. Sethi, K. Panda, R.
Copyright Year	2011
Abstract	In most of the digital signal processing (DSP) applications the critical operations are the multiplication and accumulation. Real-time signal processing requires high speed and high throughput Multiplier-Accumulator (MAC) unit that consumes low power, which is always a key to achieve a high performance digital signal processing system. In this paper, design of MAC unit is proposed. The multiplier used inside the MAC unit is based on the Sutra "Urdhva Tiryagbhyam" (Vertically and Cross wise) which is one of the Sutras of Vedic mathematics. Vedic mathematics is mainly based on sixteen Sutras and was rediscovered in early twentieth century. In ancient India, this Sutra was traditionally used for decimal number multiplications within less time. The same concept is applied for multiplication of binary numbers to make it useful in the digital hardware. Here, the coding is done in VHDL and synthesis is done in Xilinx ISE series. The combinational delay obtained after synthesis is compared with the performance of the "Modified Booth Wallace Multiplier" and "High speed Vedic multiplier" presented by Ramesh Pushpangadam. Our proposed Vedic multiplier seems to have better performance.
Starting Page	754
Ending Page	757
File Size	335884
Page Count	4
File Format	PDF
ISBN	9781457720338
e-ISBN	9780769545875
DOI	10.1109/CICN.2011.167
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-10-07
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	VHDL Communication systems VLSI Hardware design Vedic mathematics Binary multiplication Computational intelligence
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An Improved Squaring Circuit for Binary Numbers

Multiply & Accumulate Unit Using RNS Algorithm & Vedic Mathematics : A Review

A High Performance RNS Multiply-Accumulate Unit

Area And Speed Wise Superior Multiply And Accumulate Unit Based On Vedic Multiplier Mr

An efficient bit reduction binary multiplication algorithm using vedic methods

Architecture and implementation of a vector/SIMD multiply-accumulate unit

Limited Carry-Propagate Multiply-Accumulate Unit Design for Reconfigurable Systems

DESIGN AND SIMULATION OF VEDIC DIVIDER USING REVERSIBLE LOGIC

DESIGN OF EFFICIENT 64 BIT MAC UNIT USING VEDIC MULTIPLIER FOR DSP APPLICATION – A REVIEW

Vedic Mathematics Based Multiply Accumulate Unit

Similar Documents

An Improved Squaring Circuit for Binary Numbers

Multiply & Accumulate Unit Using RNS Algorithm & Vedic Mathematics : A Review

A High Performance RNS Multiply-Accumulate Unit

Area And Speed Wise Superior Multiply And Accumulate Unit Based On Vedic Multiplier Mr

An efficient bit reduction binary multiplication algorithm using vedic methods

Architecture and implementation of a vector/SIMD multiply-accumulate unit

Limited Carry-Propagate Multiply-Accumulate Unit Design for Reconfigurable Systems

DESIGN AND SIMULATION OF VEDIC DIVIDER USING REVERSIBLE LOGIC

DESIGN OF EFFICIENT 64 BIT MAC UNIT USING VEDIC MULTIPLIER FOR DSP APPLICATION – A REVIEW

Vedic Mathematics Based Multiply Accumulate Unit