NDLI: Encoding Technique for Reducing Power Dissipation in Network on Chip Serial Links

Content Provider	IEEE Xplore Digital Library
Author	Sarma, D.N. Lakshminarayanan, G.
Copyright Year	2011
Abstract	The interconnects have become main element in dynamic power dissipation in a Network on Chip (NoC) design. Though there have been much work on reduction of switching activity in a link, few techniques have been discussed in serial coding. In SILENT coding, the effectiveness of data dependent technique is studied. In this paper, a data independent technique is proposed in which number of switching transitions in a data word is brought down to a threshold level by rearranging data bits. To verify the efficacy of the proposed technique, encoder and decoder structures are designed using the proposed technique and described in RTL level in Verilog HDL, synthesized and mapped into UMC180 nm technology library. Proposed technique offers a maximum reduction in dynamic power consumption of 45.92%. In cases where the correlation between successive data bits is low, SILENT coding introduces an overhead in peak power consumption. It is proved that application of proposed technique with SILENT coding eliminates this overhead. The static power dissipation in proposed structure is negligible and can be easily compensated by reduction in power consumption in NOC links. In comparison with simple structure of SILENT encoder there is an overhead area of about 41.2% in structure of encoder. Proposed encoder was analyzed with various types of data streams and results confirm that unlike SILENT coding, significant power reduction is guaranteed in all the cases.
Starting Page	323
Ending Page	327
File Size	310560
Page Count	5
File Format	PDF
ISBN	9781457720338
e-ISBN	9780769545875
DOI	10.1109/CICN.2011.68
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-10-07
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Serial coding Power demand Correlation Switches Power analysis Encoding Power dissipation Decoding Low power System-on-a-chip Network on Chip
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in