NDLI: Auto-normalizing Phase-Locked Loop for grid-connected converters

Content Provider	IEEE Xplore Digital Library
Author	Angquist, L. Bongiorno, M.
Copyright Year	2009
Description	Author affiliation: School of Electrical Engineering, Royal Institute of Technology, 100 44 Stockholm, Sweden (Angquist, L.) \|\| Dept. of Energy and Environment, Chalmers University of Technology, 412 96 Gothenburg, Sweden (Bongiorno, M.)
Abstract	A proper synchronization algorithm is a key issue for modern grid-connected power electronic devices, especially in case of weak networks. This paper deals with a novel Phase-Locked Loop (PLL) algorithm for power electronic devices. The proposed algorithm, here named Auto-normalizing PLL (AN-PLL), is able to deal with both amplitude and phase-angle changes in the measured grid voltage. Thus, the proposed concept provides a PLL control performance that is independent on the control signal amplitude. Advantages of the AN-PLL over the conventional PLL approach are highlighted. Experimental results are used to validate the dynamic performance of the proposed synchronization system.
Starting Page	2957
Ending Page	2964
File Size	663444
Page Count	8
File Format	PDF
ISBN	9781424428939
DOI	10.1109/ECCE.2009.5316513
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-09-20
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Thyristors Voltage measurement Proportional control Voltage-controlled oscillators Capacitors Control systems Power electronics Phase locked loops Frequency synchronization Voltage control
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Positive sequence tracking Phase Locked Loops: A unified graphical explanation

Synchronization in single-phase grid-connected photovoltaic systems under grid faults

Tunning of Phase Locked Loops for Power Converters under Distorted Utility Conditions

Single-phase grid-synchronization algorithms for converter interfaced distributed generation systems

A Generalized Firing Angle Controller Using Phase-Locked Loop for Thyristor Control

A Stationary Reference Frame Grid Synchronization System for Three-Phase Grid-Connected Power Converters Under Adverse Grid Conditions

A single-phase adaptive synchronization tool for grid-connected converters

A novel phase locked loop scheme for grid voltage synchronisation using the energy operator

A leakage-current-recycling phase-locked loop in 65nm CMOS technology

Auto-normalizing Phase-Locked Loop for grid-connected converters

Similar Documents

Positive sequence tracking Phase Locked Loops: A unified graphical explanation

Synchronization in single-phase grid-connected photovoltaic systems under grid faults

Tunning of Phase Locked Loops for Power Converters under Distorted Utility Conditions

Single-phase grid-synchronization algorithms for converter interfaced distributed generation systems

A Generalized Firing Angle Controller Using Phase-Locked Loop for Thyristor Control

A Stationary Reference Frame Grid Synchronization System for Three-Phase Grid-Connected Power Converters Under Adverse Grid Conditions

A single-phase adaptive synchronization tool for grid-connected converters

A novel phase locked loop scheme for grid voltage synchronisation using the energy operator

A leakage-current-recycling phase-locked loop in 65nm CMOS technology

Auto-normalizing Phase-Locked Loop for grid-connected converters