NDLI: Method of free C++ code migration between SoC level tests and standalone IP-Core UVM environments

Content Provider	IEEE Xplore Digital Library
Author	Putrya, Fedor
Copyright Year	2014
Description	Author affiliation: R&D Center ELVEES, Russia (Putrya, Fedor)
Abstract	Common way for IP-Core standalone verification assumes UVM based environments and tests development. At the same time, IP-core integration verification at the SoC level and hardware-software co-verification as a whole, requires development of the code running on the embedded CPU (usually written on C/C++). When C/C++ tests and software are developed it is desirable to reuse IP-Core standalone level verification code, presented in the form of UVM sequences library. However, porting of UVM sequences to C++ is difficult because of differences in the organization of UVM and C++ programs. Moreover, SoC-level tests development often requires a lot of time for debugging and simulation. This paper proposes method of free verification code migration between the standalone IP-Core and the system level SoC environments, which increases code reuse efficiency and accelerates SoC level tests debugging.
Starting Page	1
Ending Page	4
File Size	457410
Page Count	4
File Format	PDF
ISBN	9781479976300
DOI	10.1109/EWDTS.2014.7027042
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-09-26
Publisher Place	Ukraine
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Prototypes Debugging Hardware Software System-on-chip Registers Workstations
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

UVM based STBUS verification IP for verifying SoC architectures

How to automate millions lines of top-level UVM testbench and handle huge register classes

Practical and efficient SOC verification flow by reusing IP testcase and testbench

Panel: Future SoC verification methodology: UVM evolution or revolution?

SoC HW/SW verification and validation

An on-chip debugging method based on bus access

Hardware/software debugging of large scale many-core architectures

Verification of a microcontroller IP core for system-on-a-chip designs using low-cost prototyping environments

A methodology to reuse random IP stimuli in an SoC functional verification environment

Method of free C++ code migration between SoC level tests and standalone IP-Core UVM environments

Similar Documents

UVM based STBUS verification IP for verifying SoC architectures

How to automate millions lines of top-level UVM testbench and handle huge register classes

Practical and efficient SOC verification flow by reusing IP testcase and testbench

Panel: Future SoC verification methodology: UVM evolution or revolution?

SoC HW/SW verification and validation

An on-chip debugging method based on bus access

Hardware/software debugging of large scale many-core architectures

Verification of a microcontroller IP core for system-on-a-chip designs using low-cost prototyping environments

A methodology to reuse random IP stimuli in an SoC functional verification environment

Method of free C++ code migration between SoC level tests and standalone IP-Core UVM environments