NDLI: A novel reduced switch count multilevel AC/AC converter

Content Provider	IEEE Xplore Digital Library
Author	Fatemi, A. Azizi, M. Rahmani, K. Mohamadian, M. Yazdian, A.
Copyright Year	2011
Description	Author affiliation: Power Electronics and Protection Laboratory (PEP Lab.), Faculty of Electrical and Computer Engineering Tarbiat Modares University, P.O. Box. 14115-143, Tehran, Iran (Fatemi, A.; Azizi, M.; Rahmani, K.; Mohamadian, M.; Yazdian, A.)
Abstract	Despite all the unique features multilevel converters offer, their high number of required power switches has restricted their implementation to particular applications. To mitigate this problem, a novel multilevel ac/ac converter is proposed in this paper which utilises less number of semiconductor devices in its structure. The proposed converter is achieved by cascading recently introduced reduced switch count ac/ac converter and is comparable in performance to cascaded h-bridge multilevel converters except that it is an ac/ac converter capable of working in regenerative mode. The proposed configuration retains all the features of CHB MLIs such as low output voltage distortion, reduced dv/dt stresses, low distortion input ac current and modular structure. Moreover, compared to conventional CHB converters, the number of switches and related drive circuits are reduced in the proposed converter by 25%. The novel structure is introduced, its generalized carrier based modulation scheme is elaborated and a control method is suggested for it. The validity of operation of the proposed system is verified through simulation.
Starting Page	1
Ending Page	5
File Size	1125937
Page Count	5
File Format	PDF
ISBN	9781457707308
e-ISBN	9789644634284
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-05-17
Publisher Place	Iran
Access Restriction	Subscribed
Rights Holder	AmirKabir Univ of Tech
Subject Keyword	Cascaded H-bridge multilevel converter Capacitors Modulation Rectifiers Switches Nine-switch converter Inverters Topology Reduced switch count inverter
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A novel reduced switch count multilevel AC/AC converter

A novel reduced switch count single-phase to three-phase AC/AC converter

High resolution m-cell symmetric cascaded H-Bridge multilevel inverter with one transistor clamped H-Bridge per phase

Nine level cascaded H-bridge multilevel DC-link inverter

A novel single-phase six-switch AC/AC converter for UPS applications

A novel multilevel inverter with reduced count of power switches

A new reduced switch count seven level cascaded multilevel inverter for BLDC motor

Harmonic elimination control of a five-level DC-AC cascaded H-bridge hybrid inverter

A reduced switch multilevel topology for drives application

A novel reduced switch count multilevel AC/AC converter

Similar Documents

A novel reduced switch count multilevel AC/AC converter

A novel reduced switch count single-phase to three-phase AC/AC converter

High resolution m-cell symmetric cascaded H-Bridge multilevel inverter with one transistor clamped H-Bridge per phase

Nine level cascaded H-bridge multilevel DC-link inverter

A novel single-phase six-switch AC/AC converter for UPS applications

A novel multilevel inverter with reduced count of power switches

A new reduced switch count seven level cascaded multilevel inverter for BLDC motor

Harmonic elimination control of a five-level DC-AC cascaded H-bridge hybrid inverter

A reduced switch multilevel topology for drives application

A novel reduced switch count multilevel AC/AC converter