NDLI: Adiabatic dynamic logic

Please wait, while we are loading the content...

2015 IEEE Custom Integrated Circuits Conference (CICC)

Proceedings of the IEEE 2014 Custom Integrated Circuits Conference

Proceedings of the IEEE 2013 Custom Integrated Circuits Conference

Proceedings of the IEEE 2012 Custom Integrated Circuits Conference

2011 IEEE Custom Integrated Circuits Conference (CICC)

IEEE Custom Integrated Circuits Conference 2010

2009 IEEE Custom Integrated Circuits Conference

2008 IEEE Custom Integrated Circuits Conference

2007 IEEE Custom Integrated Circuits Conference

IEEE Custom Integrated Circuits Conference 2006

Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.

Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)

Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003.

Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)

Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169)

Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044)

Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327)

Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143)

Proceedings of CICC 97 - Custom Integrated Circuits Conference

Proceedings of Custom Integrated Circuits Conference

Proceedings of the IEEE 1995 Custom Integrated Circuits Conference

Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94

A multi-port RAM generator with novel memory cell for CMOS Sea-of-Gates

Minimum delay placement with influence of nets and hierarchical clustering

Circuit partitioning under capacity and I/O constraints

A performance-driven routing approach for thick film MCMs

A new efficient routing method for channel-less sea-of-gates arrays

A new triple-layer OTC channel router

Three-layer channel routing for standard cells with column-dependent variable over-the-cell routing capacities

An efficient self-timed queue architecture for ATM switch LSI's

Low power 11/spl times/320 Mbps parallel transmitter/receiver LSIs for 2.4 Gbps optical link

A wide-dynamic-range and extremely high-sensitivity CMOS optical receiver IC using feed-forward auto-bias adjustment

A monolithic 625 Mb/s data recovery circuit in 1.2 /spl mu/m CMOS

A 20 Gb/s 2:1 data selector

Silicon bipolar chipset for SONET/SDH 10 Gbit/s fiber-optic links

GaAs HBT gate array for high performance ASICs

0.5 micron low-power BiCMOS gate array for B-ISDN 622 Mb/s user-network interface

Lean integration: achieving a quantum leap in performance and cost of logic LSIs

A 4.4-ns CMOS 54/spl times/54-b multiplier using pass-transistor multiplexer

A 400 MHz, 300 mW, 8 kb, CMOS SRAM macro with a current sensing scheme

A 180 MHz multiple-registered DRAM for low-cost 2 MB/chip secondary cache

Embedded memory design for a four issue superscaler RISC microprocessor

50-V LCD driver integrated in standard 5-V CMOS process

Design and optimization of high voltage analog and digital circuits built in a standard 5 V CMOS technology

A programmable analogue CMOS chip for high speed image processing based on cellular neural networks

Digitally-programmable analog cells for artificial neural networks

A "GaAs on Si" PLL frequency synthesizer IC using chip on chip technology

PLL timing design techniques for large-scale, high-speed, low-power, and low-cost SRAMs

A 1.5% jitter PLL clock generation system for a 500-MHz RISC processor

Interconnect design using convex optimization

Compaction with shape optimization [IC layout]

Transistor size optimization in layout design rule migration

LAYIN: toward a global solution for parasitic coupling modeling and visualization

Mixed-signal noise-decoupling via simultaneous power distribution design and cell customization in RAIL

Substrate-aware mixed-signal macro-cell placement in WRIGHT

Imposing tight specifications on analog IC's through simultaneous placement and module optimization

A low power 20 bit instrumentation delta-sigma ADC

A 12 bit 1 MHz ACD with 1 mW power consumption

A 130 /spl mu/W DAC for low-power video systems

Active compensation of parasitic capacitances in a 10 bit 50 MHz CMOS D/A converter

Parallel delta-sigma A/D conversion

A 10-bit, 20-MS/s, 35-mW pipeline A/D converter

A 85-mW, 10-bit 40-Ms/s ADC with decimated parallel architecture

An advanced CMOS EPROM technology for high speed/high density programmable logic devices and memory applications

Improved reliability of amorphous silicon anti-fuse used in high speed FPGA

Advanced high performance CCD technology for a 1/4-inch 560 k pixel IT-CCD image sensor [HDTV]

Micro systems technology

Automated load-independent cell library macromodeling for efficient and accurate waveform simulation

Efficient symbolic computation of approximated small-signal characteristics

Fully symbolic analysis of large analog integrated circuits

A 1.2 /spl mu/m CMOS implementation of a low-power 900-MHz mobile radio frequency synthesizer

Behavioral simulation techniques for phase/delay-locked systems

Behavioral simulation for analog system design verification

Benchmark circuits for mixed-mode simulators

Improved estimation of the switching activity for reliability prediction in VLSI circuits

Slope considerations in probabilistic simulation

iRULE: fast hot-carrier reliability diagnosis using macro-models

Circuit partitioning for pipelined pseudo-exhaustive testing using simulated annealing

Analog testability analysis and fault diagnosis using behavioral modeling

Diagnosing CMOS bridging faults with stuck-at, IDDQ, and voting model fault dictionaries

I/sub DDQ/ testing on a custom automotive IC

An integrated /spl pi//4-shift QPSK baseband modulator

An analog/digital interface for cellular telephony

A 0.7-mW/2-GHz dual modulus prescaler IC

1.57 GHz asynchronous and 1.4 GHz dual-modulus 1.2 /spl mu/m CMOS prescalers

An all-CMOS architecture for a low-power frequency-hopped 900 MHz spread spectrum transceiver

A methodology for analog high-level synthesis

Top-down, constraint-driven design methodology based generation of n-bit interpolative current source D/A converters

Analog circuit synthesis for large, realistic cells: designing a pipelined A/D converter with ASTRX/OBLX

DORIC: design of optimal and robust integrated circuits

Capture and re-use of analog simulation knowledge

Analog hardware description languages

Maximum entropy co-processor for computed tomography

Silicon range finder-a realtime range finding VLSI sensor

A low power transponder IC for high performance identification systems

A portable 3-axis 11-bit shock measurement circuit

Dedicated protective functions of automotive ICs and design examples

IC design considerations for the harsh automotive electrical environment

Component level yield/cost model for predicting VLSI manufacturability on designs using mixed technologies, circuitry, and redundancy

Manufacturability analysis environment-MAPEX

A moment method for statistical analysis of high speed VLSI interconnects

Performance modeling of analog circuits using additive regression splines

Applying a submicron mismatch model to practical IC design

Parametric yield prediction of complex, mixed-signal ICs

Yield enhancement prediction with statistical process simulations in an advanced poly-emitter complementary bipolar technology

Adiabatic dynamic logic

A high speed, low power, swing restored pass-transistor logic based multiply and accumulate circuit for multimedia applications

High sensitivity, low power, silicon magnetic field detector

Self-adjusting threshold-voltage scheme (SATS) for low-voltage high-speed operation

Limitation of CMOS supply-voltage scaling by MOSFET threshold-voltage variation

Design of portable systems

POP: an efficient Performance OPtimization algorithm based on integrated approach

Power analysis for semi-custom design

Skew and delay minimization of high speed CMOS circuits using stochastic optimization

Generating the optimal graph representations from the instruction set tables of circuits

ILP synthesis of signal processing architectures with minimum structural complexity

Synthesizing optimal registerfile architectures for FPGA technology

A real-time object extraction processor

A flexible 8-channel data acquisition device for signal processing and analysis

A programmable digital signal processor for service adaptive access

An 180 MHz 16 bit multiplier using asynchronous logic design techniques

A single chip QCELP vocoder for CDMA digital cellular

A fast single chip implementation of 8192 complex points FFT

High performance multi-channel data compression chip

Architectures for a real time classification processor

A novel reprogrammable interconnect architecture with decoded RAM storage

SIPPOS (single poly pure CMOS) EEPROM embedded FPGA by news ring interconnection and highway path

Programming antifuses in Crosspoint's FPGA

Minimizing interconnection delays in array-based FPGAs

A low power programmable logic device reconfigurable for 3.3 V or 5.0 V operation during and after fabrication

A low noise CMOS frequency synthesizer with dynamic bandwidth control

A versatile monolithic 800 kHz to 800 MHz phase-startable oscillator

10.7 MHz bandpass delta-sigma A/D modulators

A low noise integrated AMPS IF filter

Radio-frequency integrated circuits for portable communications

Working chips from high level synthesis: a case study from industry

State assignment for low-power FSM synthesis using genetic local search

State assignment for low power dissipation

Automatic synthesis and the cost of testing

Improving cell libraries for synthesis

EDA and electronic system design

A low cost application specific video codec for consumer videophone

Multipurpose scanning rate converter IC for improved quality television

A 162 Mbit/s variable length decoding circuit using an adaptive tree search technique

Data flow processor for multi-standard video codec

A 1.2 GIP general purpose digital image processor

A 1.5 GIPS video signal processor (VSP)

A single chip multimedia video processor

Using FPGAs to prototype a self-timed floating point co-processor

FPGA implementation of FIR filters using pipelined bit-serial canonical signed digit multipliers

RRANN: the run-time reconfiguration artificial neural network

An overview of technology, architecture and CAD tools for programmable logic devices

A chip set for 7 KHz handfree telephony

A 200-MHz quadrature digital synthesizer/mixer in 0.8-/spl mu/m CMOS

A 1.0-μm CMOS 60-MBaud single-chip QAM processor for digital radio applications

A 50 MHz 70 mW 8-tap adaptive equalizer/Viterbi sequence detector in 1.2 /spl mu/m CMOS

A channel demodulator IC for digital audio broadcasting

A new deep submicron compact physical model for analog circuits

Device-level analysis of a BiPMOS pull-down device structure for low-voltage dynamic BiCMOS VLSI

A quick way to find the optimized performance of a power constrained logic circuit

Simulation of return ratio in fully differential feedback circuits

Accurate Fourier analysis for circuit simulators

Trends in devices for low power

BEST2-a high performance super self-aligned 3 V/5 V BiCMOS technology with extremely low parasitics for low-power mixed-signal applications

High performance 3.3 and 5 volt 0.5-/spl mu/m CMOS technologies for ASICs

CMOS technology for low voltage/low power applications

Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94

Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93

1992 Proceedings of the IEEE Custom Integrated Circuits Conference

Proceedings of the IEEE 1991 Custom Integrated Circuits Conference

IEEE Proceedings of the Custom Integrated Circuits Conference

1989 Proceedings of the IEEE Custom Integrated Circuits Conference

Proceedings of the IEEE 1988 Custom Integrated Circuits Conference

Adiabatic dynamic logic

Content Provider	IEEE Xplore Digital Library
Author	Dickinson, A.G. Denker, J.S.
Copyright Year	1994
Description	Author affiliation: AT&T Bell Labs., Holmdel, NJ, USA (Dickinson, A.G.; Denker, J.S.)
Abstract	With adiabatic techniques for capacitor charging, theory suggests that it should be possible to build gates with arbitrarily small energy dissipation. In practice the complexity of adiabatic approaches has made them impractical. We describe a new CMOS logic family-Adiabatic Dynamic Logic (ADL)-that is the result of combining adiabatic theory with conventional CMOS dynamic logic. ADL gates are simple, general, readily cascadable, and may be fabricated in a standard CMOS process. Simulation and fabrication test results indicating that ADL offers an order of magnitude reduction in power consumption over conventional CMOS circuitry.<>
Starting Page	282
Ending Page	285
File Size	452327
Page Count	4
File Format	PDF
ISBN	0780318862
DOI	10.1109/CICC.1994.379718
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-05-01
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	CMOS logic circuits Logic devices Inverters Capacitors Energy dissipation Energy exchange Fabrication Circuit testing Energy consumption Clocks
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in