NDLI: Maximum power estimation for sequential circuits using a test generation based technique

Content Provider	IEEE Xplore Digital Library
Author	Chuan-Yu Wang Roy, K. Tan-Li Chou
Copyright Year	1996
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA (Chuan-Yu Wang; Roy, K.; Tan-Li Chou)
Abstract	With the high demand for reliability and performance, accurate estimation of maximum instantaneous power dissipation in CMOS circuits is essential to determine the IR drop on supply lines and optimizing the power and ground routing. However, the problem of determining the input patterns to induce maximum current, and hence, the maximum power, is NP-complete. In this paper, we present an Automatic Test Generation (ATG) based technique to efficiently estimate maximum power dissipation in sequential circuits. The technique can generate tight lower bounds of maximum instantaneous power within very short CPU time compared to random simulation based techniques. In addition, we also generate the measure of the quality or effectiveness of our approach from, a statistical point of view. Experiments were performed on ISCAS-89 sequential circuit benchmarks. Results show that the ATG-based estimation is superior to traditional simulation-based technique in both speed and performance. For large circuits, the ATG approach is on an average 29% better and 37099% faster than simulation based technique.
Starting Page	229
Ending Page	232
File Size	559416
Page Count	4
File Format	PDF
ISBN	0780331176
DOI	10.1109/CICC.1996.510549
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-05-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit testing Sequential circuits Sequential analysis Power generation Power dissipation Central Processing Unit Circuit simulation Power system reliability Upper bound Switching circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Estimation of maximum power for sequential circuits considering spurious transitions

Maximum power estimation for CMOS circuits using deterministic and statistic approaches

Maximum power estimation for CMOS circuits using deterministic and statistical approaches

Maximum Power Estimation for Sequential CircuitsUsing a Test Generation Based Technique

Comparing ATPGs for synchronous sequential circuits

Maximum Power Estimation for CMOS Circuits Using Deterministic and Statistical Approaches (1995)

Maximum power estimation for cmos circuits using deterministic and statistical approaches (1995).

A method to reduce power dissipation during test for sequential circuits

Iterative simulation-based Genetics + Deterministic Techniques = Complete AtPG

Maximum power estimation for sequential circuits using a test generation based technique

Similar Documents

Estimation of maximum power for sequential circuits considering spurious transitions

Maximum power estimation for CMOS circuits using deterministic and statistic approaches

Maximum power estimation for CMOS circuits using deterministic and statistical approaches

Maximum Power Estimation for Sequential CircuitsUsing a Test Generation Based Technique

Comparing ATPGs for synchronous sequential circuits

Maximum Power Estimation for CMOS Circuits Using Deterministic and Statistical Approaches (1995)

Maximum power estimation for cmos circuits using deterministic and statistical approaches (1995).

A method to reduce power dissipation during test for sequential circuits

Iterative simulation-based Genetics + Deterministic Techniques = Complete AtPG

Maximum power estimation for sequential circuits using a test generation based technique