NDLI: Path selection and pattern generation for dynamic timing analysis considering power supply noise effects

Content Provider	IEEE Xplore Digital Library
Author	Jing-Jia Liou Krstic, A. Yi-Min Jiang Kwang-Ting Cheng
Copyright Year	2000
Description	Author affiliation: Dept. of Electr. & Comput. Eng., California Univ., Santa Barbara, CA, USA (Jing-Jia Liou)
Abstract	Noise effects such as power supply and crosstalk can significantly affect the performance of deep submicron designs. These delay effects are highly input pattern dependent. Existing path selection and timing analysis techniques cannot capture the effects of noise on cell/interconnect delays. Therefore, the selected critical paths may not be the longest paths and predicted circuit performance might not reflect the worst-case circuit delay. In this paper, we propose a path selection technique that can consider power supply noise effects on the propagation delays. Next, for the selected critical paths, we propose a pattern generation technique for dynamic timing analysis such that the patterns produce the worst-case power supply noise effects on the delays of these paths. Our experimental results demonstrate the difference in estimated circuit performance for the case when power supply noise effects are considered vs. when these effects are ignored. Thus, they validate the need for considering power supply noise effects on delays during path selection and dynamic timing analysis.
Starting Page	493
Ending Page	496
File Size	591656
Page Count	4
File Format	PDF
ISBN	0780364457
ISSN	10923152
DOI	10.1109/ICCAD.2000.896521
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-11-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Timing Pattern analysis Crosstalk Power supplies Circuit noise Delay effects Circuit optimization Integrated circuit interconnections Propagation delay Power generation
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Dynamic timing analysis considering power supply noise effects

Pattern generation for delay testing and dynamic timing analysis considering power-supply noise effects

Path selection and pattern generation for dynamic timing analysis considering power supply noise effects (2000)

Path Selection and Pattern Generation for Dynamic Timing Analysis Considering Power Supply Noise Effects (2000)

Pattern Generation for Delay Testing and Dynamic timing Analysis Considering Power-Supply Noise Effects (2001)

Path Selection and Pattern Generation for Dynamic Timing Analysis Considering Power Supply Noise Effects

A robust cell-level crosstalk delay change analysis

Pseudo-functional testing for small delay defects considering power supply noise effects

Static timing analysis considering power supply variations

Path selection and pattern generation for dynamic timing analysis considering power supply noise effects

Similar Documents

Dynamic timing analysis considering power supply noise effects

Pattern generation for delay testing and dynamic timing analysis considering power-supply noise effects

Path selection and pattern generation for dynamic timing analysis considering power supply noise effects (2000)

Path Selection and Pattern Generation for Dynamic Timing Analysis Considering Power Supply Noise Effects (2000)

Pattern Generation for Delay Testing and Dynamic timing Analysis Considering Power-Supply Noise Effects (2001)

Path Selection and Pattern Generation for Dynamic Timing Analysis Considering Power Supply Noise Effects

A robust cell-level crosstalk delay change analysis

Pseudo-functional testing for small delay defects considering power supply noise effects

Static timing analysis considering power supply variations

Path selection and pattern generation for dynamic timing analysis considering power supply noise effects