NDLI: Noise analysis of phase-locked loops

Content Provider	IEEE Xplore Digital Library
Author	Mehrotra, A.
Copyright Year	2000
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA (Mehrotra, A.)
Abstract	This work addresses the problem of noise analysis of phase locked loops (PLLs). The problem is formulated as a stochastic differential equation and is solved in presence of circuit white noise sources yielding the spectrum of the PLL output. Specifically, the effect of loop filter characteristics, phase-frequency detector and phase noise of the open loop voltage controlled oscillator (VCO) on the PLL output spectrum is quantified. These results are derived using a full nonlinear analysis of the VCO in the feedback loop and cannot be predicted using traditional linear analyses or the phase noise analysis of open loop oscillators. The computed spectrum matches well with measured results, specifically, the shape of the output spectrum matches very well with measured PLL output spectra reported in the literature for different kinds of loop filters and phase detectors. The PLL output spectrum computation only requires the phase noise of the VCO, loop filter and phase detector noise, phase detector gain and loop filter transfer function and does not require the transient simulation of the entire PLL which can be very expensive. The noise analysis technique is illustrated with some examples.
Starting Page	277
Ending Page	282
File Size	725156
Page Count	6
File Format	PDF
ISBN	0780364457
ISSN	10923152
DOI	10.1109/ICCAD.2000.896486
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-11-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phase noise Phase locked loops Voltage-controlled oscillators Filters Phase detection Shape measurement Circuit noise Phase frequency detector Phase measurement Stochastic resonance
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Noise analysis of phase-locked loops

Phase-locked loop automatic layout generation and transient fault injection analysis: a case study

PPV-HB: Harmonic Balance for Oscillator/PLL Phase Macromodels

Design and phase noise analysis of a multiphase 6 to 11 GHz PLL

A digital phase-locked loop for frequency detection

Noise in phase-locked loops

A 45-mhz Cmos Phase/frequency-locked Loop Timing Recovery Circuit

Locking techniques for RF oscillators at 5-6 GHz frequency range

TP-PPV: Piecewise Nonlinear, Time-Shifted Oscillator Macromodel Extraction For Fast, Accurate PLL Simulation

Noise analysis of phase-locked loops

Similar Documents

Noise analysis of phase-locked loops

Phase-locked loop automatic layout generation and transient fault injection analysis: a case study

PPV-HB: Harmonic Balance for Oscillator/PLL Phase Macromodels

Design and phase noise analysis of a multiphase 6 to 11 GHz PLL

A digital phase-locked loop for frequency detection

Noise in phase-locked loops

A 45-mhz Cmos Phase/frequency-locked Loop Timing Recovery Circuit

Locking techniques for RF oscillators at 5-6 GHz frequency range

TP-PPV: Piecewise Nonlinear, Time-Shifted Oscillator Macromodel Extraction For Fast, Accurate PLL Simulation

Noise analysis of phase-locked loops