NDLI: Implementing the IDEA Cryptographic Algorithm in Virtex-E and Virtex-II FPGAs

Content Provider	IEEE Xplore Digital Library
Author	Granado, J.M. Vega, M.A. Sanchez, J.M. Gomez, J.A.
Copyright Year	2006
Description	Author affiliation: Dept. of Comput. Sci., Extremadura Univ. (Granado, J.M.; Vega, M.A.; Sanchez, J.M.; Gomez, J.A.)
Abstract	Nowadays, the information security has achieved a great importance, both when information is sent through a non-secure network (as the Internet) and when data are stored in massive storage devices. The cryptographic algorithms are used in order to guarantee the security of data sent or stored. A lot of research is being done in order to try to improve the performance of the current cryptographic algorithms, including the use of FPGAs. In this work, we present a detailed research of the IDEA cryptographic algorithm implementation in VirtexE and Virtex2 FPGAs. Six different hardware implementations are presented, which are compared with each other and with the algorithm software implementation. In conclusion, the implementation of the IDEA algorithm using FPGAs offers advantages over software implementation, obtaining a performance 28 times better than the software version
Sponsorship	IEEE Region 8 IEEE Spain Sect
Starting Page	109
Ending Page	112
File Size	154861
Page Count	4
File Format	PDF
ISBN	1424400872
DOI	10.1109/MELCON.2006.1653048
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-05-16
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Cryptography Field programmable gate arrays Hardware Software algorithms Software performance Computer languages Computer science Information security IP networks Secure storage
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Security in SRAM FPGAs

A reconfigurable architecture for implementing multiple cipher algorithms

Area optimization of cryptographic algorithm on less dense reconfigurable platform

An FPGA-based key-store for improving the dependability of security services

Design of SHA-1 Algorithm Based on FPGA

Secure FPGA configuration architecture preventing system downgrade

On Secure Resource Utilization in FPGAs with Partial Runtime Reconfiguration

Celator: A Multi-algorithm Cryptographic Co-processor

Secure IP-block distribution for hardware devices

Implementing the IDEA Cryptographic Algorithm in Virtex-E and Virtex-II FPGAs

Similar Documents

Security in SRAM FPGAs

A reconfigurable architecture for implementing multiple cipher algorithms

Area optimization of cryptographic algorithm on less dense reconfigurable platform

An FPGA-based key-store for improving the dependability of security services

Design of SHA-1 Algorithm Based on FPGA

Secure FPGA configuration architecture preventing system downgrade

On Secure Resource Utilization in FPGAs with Partial Runtime Reconfiguration

Celator: A Multi-algorithm Cryptographic Co-processor

Secure IP-block distribution for hardware devices

Implementing the IDEA Cryptographic Algorithm in Virtex-E and Virtex-II FPGAs