NDLI: Optimization of chip level clock tree performance by using simultaneous drivers and wire sizing

Content Provider	IEEE Xplore Digital Library
Author	Greenberg, S. Bloch, I. Horwitz, M. Maman, A.
Copyright Year	2004
Description	Author affiliation: Freescale Semicond. Israel Ltd, Herzelia, Israel (Greenberg, S.; Bloch, I.; Horwitz, M.; Maman, A.)
Abstract	Defining the optimal clock-distribution network in VLSI is one of the most important aspects of high-speed SoC design. The existing design flows for clock tree network implementation are manual based and require long development cycle time. This long and iterative design flow is not optimized in terms of: clock-skew, insertion delay, clock signal rise/fall time, power dissipation, route resources, sensitivity to technology/design variations and time to market. This paper demonstrates a new approach which uses preliminary HSPICE simulations and dramatically improves the clock tree performance. This is done by smartly choosing the following parameters: number of driver levels, driver size, wire width/space and wire length between levels. These parameters are used as inputs to an automatic clock tree synthesis tool in order to get better results by the automatic synthesis tool. This approach is applied to a chip level clock tree network of the new Freescale Semiconductor MSC8122 Quad Core DSP (500 MHz, 90 nm CMOS technology, 0.9686 cm/spl times/1.1792 cm die size). This results in saving 12% power dissipation and 15% route area without performance decreasing compared to the manual based flow.
Starting Page	419
Ending Page	423
File Size	468463
Page Count	5
File Format	PDF
ISBN	0780387155
DOI	10.1109/ICECS.2004.1399707
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-12-15
Publisher Place	Israel
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Wire Signal design Power dissipation Space technology Network synthesis CMOS technology Very large scale integration Design optimization Delay effects
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Regional clock gate splitting algorithm for clock tree synthesis

Robust chip-level clock tree synthesis for SOC designs

Buffered clock tree sizing for skew minimization under power and thermal budgets

Clock tree regeneration

Sensitivity Based Link Insertion for Variation Tolerant Clock Network Synthesis

Optimal wire sizing and buffer insertion for low power and a generalized delay model

A New Clock Mesh Buffer Sizing Methodology for Skew and Power Reduction

Minimum-delay/power zero-skew clock-tree optimization with simultaneous buffer-insertion/sizing and wire-sizing abstract.

Adaptive wire adjustment for bounded skew clock distribution network

Optimization of chip level clock tree performance by using simultaneous drivers and wire sizing

Similar Documents

Regional clock gate splitting algorithm for clock tree synthesis

Robust chip-level clock tree synthesis for SOC designs

Buffered clock tree sizing for skew minimization under power and thermal budgets

Clock tree regeneration

Sensitivity Based Link Insertion for Variation Tolerant Clock Network Synthesis

Optimal wire sizing and buffer insertion for low power and a generalized delay model

A New Clock Mesh Buffer Sizing Methodology for Skew and Power Reduction

Minimum-delay/power zero-skew clock-tree optimization with simultaneous buffer-insertion/sizing and wire-sizing abstract.

Adaptive wire adjustment for bounded skew clock distribution network

Optimization of chip level clock tree performance by using simultaneous drivers and wire sizing