NDLI: Die and MCM test strategy: the key to MCM manufacturability

Content Provider	IEEE Xplore Digital Library
Author	Salatino, M.M. Bracken, R.C.
Copyright Year	1991
Description	Author affiliation: Harris Corp., Melbourne, FL, USA (Salatino, M.M.; Bracken, R.C.)
Abstract	Harris Corporation has undertaken a multi-chip module (MCM) project that will develop a four-channel digital RF receiver for use in very dense, lightweight systems. This MCM is designated the Digital Drop Receiver (DDR). Each channel is comprised of three chips: two digital decimating filters, and a numerically controlled oscillator/modulator. The ICs are interconnected to the MCM substrate by both TAB (tape automated bonding) and gold wire bonding. TAB assembly is used for the VLSI chips in order to be able to pretest these circuits at their maximum operating speed (up to 33 MHz) prior to assembly, substantially reducing die rework. Hypothetical yield models were developed comparing wirebonded, untested die, and TAB'ed, pretested die. The results of these models indicated that a wirebond version could require numerous rework iterations to produce a functional module and be well beyond current MIL STD H-38534 and 1772 rework allowances, not to mention the rework survivability of the MCM substrate. The TAB'ed, pretested model predicted 100% functional modules in two rework cycles.<>
Starting Page	440
Ending Page	445
File Size	652437
Page Count	6
File Format	PDF
ISBN	0780301552
DOI	10.1109/IEMT.1991.279833
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1991-09-16
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Testing Manufacturing Bonding Assembly Radio frequency Digital filters Automatic control Oscillators Digital modulation Integrated circuit interconnections
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGAs in digital testing

New heterogeneous multi-chip module integration technology using self-assembly method

Using LSSD to test modules at the board level

Tape automated bonded chip on MCM-D

A readily pretestable, reworkable MCM

Multi-chip modules testing and DFT

Low cost test of MCMs using testable die carriers

Bare die testing and MCM probing techniques

A cost analysis study of deposited-MCM active substrates for testability purposes

Die and MCM test strategy: the key to MCM manufacturability

Similar Documents

FPGAs in digital testing

New heterogeneous multi-chip module integration technology using self-assembly method

Using LSSD to test modules at the board level

Tape automated bonded chip on MCM-D

A readily pretestable, reworkable MCM

Multi-chip modules testing and DFT

Low cost test of MCMs using testable die carriers

Bare die testing and MCM probing techniques

A cost analysis study of deposited-MCM active substrates for testability purposes

Die and MCM test strategy: the key to MCM manufacturability