NDLI: Enhancing the security of block ciphers with the aid of parallel substitution box construction

Content Provider	IEEE Xplore Digital Library
Author	Nastou, P. Stamatiou, Y.C.
Copyright Year	2002
Description	Author affiliation: Atmel Hellas, SA, Athens, Greece (Nastou, P.)
Abstract	When considering block cipher designs, one feature that is seemingly not related to their robustness of a design is algorithmic variability, i.e. the ability to effect changes on a design that essentially leave its structure unchanged while they modify its functional characteristics. This feature, however, is related to robustness as there are situations where a specific algorithm is either suspected to be under cryptanalytic attack or it is not considered secure any more due to a discovered weakness. The easiest action would be to change the characteristics of the algorithm in a way that obscures the cryptanalytic attack or that eliminates the cipher's weaknesses. Our focus is on this kind of changes, using as a specific case the CAST-128 cipher The changes we consider refer to the algorithm's substitution boxes and since the creation of good substitution boxes is a highly time consuming process, we also provide a parallel algorithm for completing this task quickly.
Sponsorship	IEEE Comput. Soc. Tech. Committee on Distrib. Process. (TCDP)
Starting Page	29
Ending Page	34
File Size	347546
Page Count	6
File Format	PDF
ISBN	0769515886
DOI	10.1109/ICDCSW.2002.1030744
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-07-02
Publisher Place	Austria
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Cryptography Concurrent computing Algorithm design and analysis Parallel algorithms Distributed computing Design engineering Electronic mail Robustness Field programmable gate arrays Computer security
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An Overview of Power Analysis Attacks Against Field Programmable Gate Arrays

SIMON Says: Break Area Records of Block Ciphers on FPGAs

TDES Implementation in a Reconfigurable Computing Enviroment

Distributed-memory parallel routing for field-programmable gate arrays

An efficient FPGA-based implementation of Pollard's (ρ - 1) factorization algorithm

Field programmable gate arrays and analog implementation of BRIN for optimization problems

FPGA emulation of quantum circuits

Distributed synchronization on a parallel machine with a logic layer

Design of a Massively Parallel Vision Processor based on Multi-SIMD Architecture

Enhancing the security of block ciphers with the aid of parallel substitution box construction

Similar Documents

An Overview of Power Analysis Attacks Against Field Programmable Gate Arrays

SIMON Says: Break Area Records of Block Ciphers on FPGAs

TDES Implementation in a Reconfigurable Computing Enviroment

Distributed-memory parallel routing for field-programmable gate arrays

An efficient FPGA-based implementation of Pollard's (ρ - 1) factorization algorithm

Field programmable gate arrays and analog implementation of BRIN for optimization problems

FPGA emulation of quantum circuits

Distributed synchronization on a parallel machine with a logic layer

Design of a Massively Parallel Vision Processor based on Multi-SIMD Architecture

Enhancing the security of block ciphers with the aid of parallel substitution box construction