NDLI: Distributed-memory parallel routing for field-programmable gate arrays

Content Provider	IEEE Xplore Digital Library
Author	Chan, P.K. Schlag, M.D.F. Ebeling, C. McMurchie, L.
Copyright Year	1982
Abstract	The problems of placement and routing are without doubt the most time-consuming part of the process of automatically synthesizing and configuring circuits for field-programmable gate arrays (FPGAs). FPGAs offer the ability to quickly reconfigure circuits to support rapid prototyping, emulation, or configurable computing, but the time to perform placement and routing, which can take many hours, has become a serious bottleneck. This problem is addressed here by showing that the negotiation-based routing paradigm, which has been applied successfully in several FPGA routers, can be parallelized to achieve increased performance without any significant decrease in the quality of the results. In this paper, we report several new findings related to the negotiation-based routing paradigm. We examine in-depth the convergence of the negotiation-based routing algorithm. We illustrate that the negotiation-based algorithm can be parallelized. Finally, we demonstrate that a negotiation-based parallel FPGA router performs well in terms of delay and speedup with practical FPGA circuits.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	850
Ending Page	862
Page Count	13
File Size	313107
File Format	PDF
ISSN	02780070
Volume Number	19
Issue Number	8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Routing Field programmable gate arrays Convergence Delay Switches Costs Circuit synthesis Prototypes Emulation Concurrent computing
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Synchronous emulation of asynchronous circuits

Studying a GALS FPGA Architecture Using a Parameterized Automatic Design Flow

A detailed router for field-programmable gate arrays

Statistical Analysis and Design of HARP FPGAs

Timing-driven routing for FPGAs based on Lagrangian relaxation

Postlayout logic restructuring using alternative wires

Configuration bitstream compression for dynamically reconfigurable FPGAs

Logic emulation with virtual wires

RAMP: Research Accelerator for Multiple Processors

Distributed-memory parallel routing for field-programmable gate arrays

Similar Documents

Synchronous emulation of asynchronous circuits

Studying a GALS FPGA Architecture Using a Parameterized Automatic Design Flow

A detailed router for field-programmable gate arrays

Statistical Analysis and Design of HARP FPGAs

Timing-driven routing for FPGAs based on Lagrangian relaxation

Postlayout logic restructuring using alternative wires

Configuration bitstream compression for dynamically reconfigurable FPGAs

Logic emulation with virtual wires

RAMP: Research Accelerator for Multiple Processors

Distributed-memory parallel routing for field-programmable gate arrays