NDLI: Global Analysis of Resource Arbitration for MPSoC

Content Provider	IEEE Xplore Digital Library
Author	Kumar, A. Mesman, B. Corporaal, H. van Meerbergen, J. Ha Yajun
Copyright Year	2006
Description	Author affiliation: Eindhoven Univ. of Technol. (Kumar, A.; Mesman, B.; Corporaal, H.; van Meerbergen, J.)
Abstract	Modern day applications require use of multi-processor systems for reasons of scalability and power efficiency. As more and more applications are integrated on a single device, mapping and analyzing them on a multi-processor system becomes a multi-dimensional problem. Each possible set of applications that can be active simultaneously leads to a different use-case (also referred to as scenario) that the system has to be verified and tested for. Analyzing the feasibility and resource utilization of all possible use-cases is very demanding and often infeasible. In this paper, we highlight the issue of composability, i.e. being able to analyze applications in isolation while still reason about their overall behavior. We observe that arbitration plays an important role in this analysis. We compare two simple, yet commonly used arbitration mechanisms, and highlight the properties that are important for such analysis. We conclude that none of this arbitration mechanism is ideal for such an analysis and propose some variations to make them more suited for the analysis
Sponsorship	IEEE CPS
Starting Page	71
Ending Page	78
File Size	456776
Page Count	8
File Format	PDF
ISBN	0769526098
DOI	10.1109/DSD.2006.57
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-08-30
Publisher Place	Croatia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Information analysis Scalability System testing Resource management Mechanical factors Delay Processor scheduling Embedded system Timing Hardware
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Model composition for scheduling analysis in platform design

Thread-based software synthesis for embedded system design

An improved scheduling technique for time-triggered embedded systems

Timing variation-aware task scheduling and binding for MPSoC

An effectual elucidation of task scheduling and memory partitioning for MPSoC

Comparative analysis of middleware for multi-processor system-on-chip (MPSoC)

Validation of scheduling algorithms for aperiodic tasks in the real time systems

Test scheduling for embedded systems

Real-time scheduling for software prototyping

Global Analysis of Resource Arbitration for MPSoC

Similar Documents

Model composition for scheduling analysis in platform design

Thread-based software synthesis for embedded system design

An improved scheduling technique for time-triggered embedded systems

Timing variation-aware task scheduling and binding for MPSoC

An effectual elucidation of task scheduling and memory partitioning for MPSoC

Comparative analysis of middleware for multi-processor system-on-chip (MPSoC)

Validation of scheduling algorithms for aperiodic tasks in the real time systems

Test scheduling for embedded systems

Real-time scheduling for software prototyping

Global Analysis of Resource Arbitration for MPSoC