NDLI: High security smartcards

Content Provider	IEEE Xplore Digital Library
Author	Renaudin, M. Bouesse, F. Proust, Ph. Tual, J.P. Sourgen, L. Germain, F.
Copyright Year	2004
Description	Author affiliation: Tima Lab., Grenoble, France (Renaudin, M.; Bouesse, F.)
Abstract	New consumer appliances such as PDA, set top box, GSM/UMTS terminals enable an easy access to the Internet and strongly contribute to the development of e-commerce and m-commerce services. Tens of billion payments are made using cards today, and this is expected to grow in a near future. Smartcard platforms will enable operators and service providers to design and deploy new e- and m-commerce services. This development can only be achieved if a high level of security is guaranteed for the transactions and the customer's information. In this context, smartcard design is very challenging in order to provide the flexibility and the powerfulness required by the applications and services, while at the same time guaranteeing the security of the transactions and the customer's privacy. The goal of the session is to introduce this context and highlights the main challenges the smartcard designers/manufacturers have to face.
Sponsorship	EDAA, EDA Consortium, IEEE Comput. Soc. TTTC IEEE Comput. Soc. DATC ECSI ACM/SIGDA RAS
Starting Page	228
Ending Page	232
File Size	221948
Page Count	5
File Format	PDF
ISBN	0769520855
ISSN	15301591
DOI	10.1109/DATE.2004.1268853
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-02-16
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Information security Hardware Cryptography Random access memory Algorithm design and analysis Computer architecture Power system security Pattern analysis Laboratories Research and development
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Cryptographic hardware & embedded systems for communications

The design and implement of a mobile security SoC

A multiple simple regular expression matching architecture and coprocessor for deep packet inspection

Hardware Implementation of High Throughput RC4 algorithm

A low-complexity heterogeneous multi-core platform for security soc

Design and evaluation of high security contact/contactless smart IC cards

An RNS-based architecture targeting hardware accelerators for modular arithmetic

Computer security by hardware-intrinsic authentication

Design Principles for Public Key Cryptography System Protected with Power Analysis

High security smartcards

Similar Documents

Cryptographic hardware & embedded systems for communications

The design and implement of a mobile security SoC

A multiple simple regular expression matching architecture and coprocessor for deep packet inspection

Hardware Implementation of High Throughput RC4 algorithm

A low-complexity heterogeneous multi-core platform for security soc

Design and evaluation of high security contact/contactless smart IC cards

An RNS-based architecture targeting hardware accelerators for modular arithmetic

Computer security by hardware-intrinsic authentication

Design Principles for Public Key Cryptography System Protected with Power Analysis

High security smartcards