NDLI: A crosstalk aware interconnect with variable cycle transmission

Content Provider	IEEE Xplore Digital Library
Author	Lin Li Vijaykrishnan, N. Kandemir, M. Irwin, M.J.
Copyright Year	2004
Description	Author affiliation: Dept. of Comput. Sci. & Eng., Pennsylvania State Univ., University Park, PA, USA (Lin Li; Vijaykrishnan, N.; Kandemir, M.; Irwin, M.J.)
Abstract	Crosstalk between wires, caused by increased capacitive coupling, is considered one of the major factors that affect the performance of interconnects such as buses. The data-dependent nature of crosstalk-induced delays necessitates bus cycle time to be designed for the worst case crosstalk. However, this pessimism incurs a significant performance penalty. Consequently, we propose a crosstalk aware interconnect that uses a faster clock and dynamically controls the number of cycles required for transmission based on the estimated delay of the data pattern to be transmitted. In order to accomplish this, we designed a crosstalk analyzer circuit that is incorporated into the sender side of the bus and support a variable cycle transmission mechanism. We evaluate the effectiveness of the proposed scheme focusing on the on-chip buses of a microprocessor and by using the SPEC2000 benchmarks. The experimental results show that the proposed approach improves performance by 31.5% as compared to the original pessimistic approach. Furthermore, we employ a coding optimization to enhance the effectiveness of the proposed approach. We also show that the proposed scheme is an area-efficient approach to improving performance as compared to other crosstalk reduction schemes.
Sponsorship	EDAA, EDA Consortium, IEEE Comput. Soc. TTTC IEEE Comput. Soc. DATC ECSI ACM/SIGDA RAS
Starting Page	102
Ending Page	107
File Size	266949
Page Count	6
File Format	PDF
ISBN	0769520855
ISSN	15301591
DOI	10.1109/DATE.2004.1268834
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-02-16
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Crosstalk Wire Integrated circuit interconnections Propagation delay Dynamic voltage scaling Error correction Delay estimation Data communication Computer science Couplings
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Crosstalk-aware statistical interconnect delay calculation

Compact distributed RLC models for multilevel interconnect networks

Optimal circuit clustering with variable interconnect delay

A Crosstalk Aware Interconnect with Variable Cycle Transmission

Twisted differential on-chip interconnect architecture for inductive/capacitive crosstalk noise cancellation

Simple approximation models for coupled RC lines with application to delay and crosstalk estimation

Distributed RLC Interconnect: Analytical Modelling Expressions for Crosstalk Noise Estimation

The noise immunity of dynamic digital circuits with technology scaling

Fault tolerant communication in 3D integrated systems

A crosstalk aware interconnect with variable cycle transmission

Similar Documents

Crosstalk-aware statistical interconnect delay calculation

Compact distributed RLC models for multilevel interconnect networks

Optimal circuit clustering with variable interconnect delay

A Crosstalk Aware Interconnect with Variable Cycle Transmission

Twisted differential on-chip interconnect architecture for inductive/capacitive crosstalk noise cancellation

Simple approximation models for coupled RC lines with application to delay and crosstalk estimation

Distributed RLC Interconnect: Analytical Modelling Expressions for Crosstalk Noise Estimation

The noise immunity of dynamic digital circuits with technology scaling

Fault tolerant communication in 3D integrated systems

A crosstalk aware interconnect with variable cycle transmission