NDLI: Crosstalk-aware statistical interconnect delay calculation

Content Provider	IEEE Xplore Digital Library
Author	Qin Tang Zjajo, A. Berkelaar, M. van der Meijs, N.
Copyright Year	2012
Description	Author affiliation: Circuits and Systems, Delft University of Technology, The Netherlands (Qin Tang; Zjajo, A.; Berkelaar, M.; van der Meijs, N.)
Abstract	As the device geometries are shrinking, the impact of crosstalk effects increases, which results in a stronger dependence of interconnect delay on the input arrival time difference between victim and aggressor inputs (input skew). The increasing process variations lead to statistical input skew which induces significant interconnect delay variations. Therefore, it is necessary to take input skew variation into account for interconnect delay calculation in the presence of process variations. Existing timing analysis tools evaluate gate and interconnect delays separately. In this paper, we focus on statistical interconnect delay calculation considering crosstalk effects. A piecewise linear delay-change-curve model enables closed-form analytical evaluation of the statistical interconnect delay caused by input skew (SK) variations. This method can handle arbitrarily distributed SK variations. The process-variation (PV)-induced interconnect delay variation is handled in a quadratic delay model which considers coupling effects. The SK- and PV-induced interconnect delay variations are combined together for crosstalk-aware statistical interconnect delay calculation. The experimental results indicate that the proposed method can predict the interconnect delay impacted by both input skew variation and process variations with average (maximum) absolute mean error 0.25% (0.75%) and standard deviation error 1.31% (3.53%) for different types of coupled wires in a 65nm technology.
Starting Page	371
Ending Page	376
File Size	203460
Page Count	6
File Format	PDF
ISBN	9781467307703
ISSN	21536961
e-ISBN	9781467307727
DOI	10.1109/ASPDAC.2012.6164976
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-01-30
Publisher Place	Australia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay Wires Crosstalk Integrated circuit interconnections SPICE Couplings Switches
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Non-overlapping transition encoding for global on-chip interconnect

A crosstalk aware interconnect with variable cycle transmission

Staggered twisted-bundle interconnect for crosstalk and delay reduction

Efficient Insertion of Crosstalk Shielding along On-Chip Interconnect Trees

Preventing crosstalk delay using Fibonacci representation

Crosstalk in VLSI partially coupled interconnect structures, a comprehensive evaluation

Crosstalk aware coupled line delay tree construction for on-chip interconnects

Statistical crosstalk aggressor alignment aware interconnect delay calculation

On-chip crosstalk evaluation between adjacent interconnections

Crosstalk-aware statistical interconnect delay calculation

Similar Documents

Non-overlapping transition encoding for global on-chip interconnect

A crosstalk aware interconnect with variable cycle transmission

Staggered twisted-bundle interconnect for crosstalk and delay reduction

Efficient Insertion of Crosstalk Shielding along On-Chip Interconnect Trees

Preventing crosstalk delay using Fibonacci representation

Crosstalk in VLSI partially coupled interconnect structures, a comprehensive evaluation

Crosstalk aware coupled line delay tree construction for on-chip interconnects

Statistical crosstalk aggressor alignment aware interconnect delay calculation

On-chip crosstalk evaluation between adjacent interconnections

Crosstalk-aware statistical interconnect delay calculation