NDLI: A dynamic model for the state assignment problem

Content Provider	IEEE Xplore Digital Library
Author	Martinez, M. Avedillo, M.J. Quintana, J.M. Huertas, J.L.
Copyright Year	1998
Description	Author affiliation: Inst. de Microelectron., Seville Univ., Spain (Martinez, M.)
Abstract	Traditionally, state assignment algorithms follow the two-step strategy of first constraint generation and secondly constraint-guided encoding. There are well known drawbacks in both currently used models for constraint generation. Approaches following the input model generate face constraints without taking into account the sharing of logic among next state lines. Approaches following the input-output model generate face constraints for a priori determined set of dominance/disjunctive relations among the codes of the states which may not hold in final encoding. To overcome these limitations, we propose a dynamic input model which implements both the above cited steps concurrently. The dynamic constraints are of the face type but they are generated during the encoding process and so take advantage of actual relations among partial codes. A general algorithm based on this model and which can target two-level as well as multiple-level implementations is described. Results obtained with the algorithm on the IWLS'93 machines are shown and they compare favorably with standard tools.
Starting Page	835
Ending Page	839
File Size	23029
Page Count	5
File Format	PDF
ISBN	0818683597
DOI	10.1109/DATE.1998.655955
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-02-23
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Encoding Integrated circuit synthesis Algorithm design and analysis Electronic mail Logic design Logic circuits Automata Sequential circuits Binary codes Design optimization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A semi-Gray encoding algorithm for low-power state assignment

An algorithm for face-constrained encoding of symbols using minimum code length

A state encoding for self-checking finite state machines

Bitwise encoding of finite state machines

Finite state machine decomposition by transition pairing

Functional Test Generation for Finite State Machines

Combining State Assignment with PLA Folding

Low-power state assignment techniques for finite state machines

Low power state assignment using ILP techniques

A dynamic model for the state assignment problem

Similar Documents

A semi-Gray encoding algorithm for low-power state assignment

An algorithm for face-constrained encoding of symbols using minimum code length

A state encoding for self-checking finite state machines

Bitwise encoding of finite state machines

Finite state machine decomposition by transition pairing

Functional Test Generation for Finite State Machines

Combining State Assignment with PLA Folding

Low-power state assignment techniques for finite state machines

Low power state assignment using ILP techniques

A dynamic model for the state assignment problem