NDLI: CASPER: Concurrent hardware-software co-synthesis of hard real-time aperiodic and periodic specifications of embedded system architectures

Content Provider	IEEE Xplore Digital Library
Author	Dave, B.P. Jha, N.K.
Copyright Year	1998
Description	Author affiliation: Dept. of Electr. Eng., Princeton Univ., NJ, USA (Dave, B.P.)
Abstract	Hardware-software co-synthesis of an embedded system requires mapping of its specifications into hardware and software modules such that its real-time and other constraints are met. Embedded system specifications are generally represented by acyclic task graphs. Many embedded system applications are characterized by aperiodic as well as periodic task graphs. Aperiodic task graphs can arrive for execution at any time and their resource requirements vary depending on how their constituent tasks and edges are allocated. Traditional approaches based on a fixed architecture coupled with slack stealing and/or on-line determination of how to serve aperiodic task graphs are not suitable for embedded systems with hard real-time constraints, since they cannot guarantee that such constraints would always be met. In this paper, we address the problem of concurrent co-synthesis of aperiodic and periodic specifications of embedded systems. We estimate the resource requirements of aperiodic task graphs and allocate execution slots on processing elements and communication links for executing them. Our approach guarantees that the deadlines of both aperiodic and periodic task graphs are always met. We have observed that simultaneous consideration of aperiodic task graphs while performing co-synthesis of periodic task graphs is vital for achieving superior results compared to the traditional slack stealing and dynamic scheduling approaches. To the best of our knowledge, this is the first co-synthesis algorithm which provides simultaneous support of periodic and aperiodic task graphs with hard real-time constraints. Application of the proposed algorithm to several examples from real-life telecom transport systems shows that up to 28% and 34% system cost savings are possible over co-synthesis algorithms which employ slack stealing and rate-monotonic scheduling, respectively.
Starting Page	118
Ending Page	124
File Size	45738
Page Count	7
File Format	PDF
ISBN	0818683597
DOI	10.1109/DATE.1998.655845
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-02-23
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Embedded system Real time systems Resource management Scheduling algorithm Hardware Embedded software Application software Dynamic scheduling Telecommunications Costs
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

CASPER: concurrent hardware-software co-synthesis of hard real-time aperiodic and periodic specifications of embedded system architectures

Casper: concurrent hardware-software co-synthesis of hard real-time aperiodic and periodic specifications of embedded system architectures*.

Hardware-software co-synthesis of low power real-time distributed embedded systems with dynamically reconfigurable FPGAs

Dynamic scheduling of real-time aperiodic tasks on multiprocessor architectures

Hardware-software co-design for a real-time executive

Allocation and scheduling of conditional task graph in hardware/software co-synthesis

Multiprocessor Synthesis for Periodic Hard Real-Time Tasks under a Given Energy Constraint

Software Scheduling in the Co-Synthesis of Reactive Real-Time Systems

Hardware/software partitioning for telecommunications systems

CASPER: Concurrent hardware-software co-synthesis of hard real-time aperiodic and periodic specifications of embedded system architectures

Similar Documents

CASPER: concurrent hardware-software co-synthesis of hard real-time aperiodic and periodic specifications of embedded system architectures

Casper: concurrent hardware-software co-synthesis of hard real-time aperiodic and periodic specifications of embedded system architectures*.

Hardware-software co-synthesis of low power real-time distributed embedded systems with dynamically reconfigurable FPGAs

Dynamic scheduling of real-time aperiodic tasks on multiprocessor architectures

Hardware-software co-design for a real-time executive

Allocation and scheduling of conditional task graph in hardware/software co-synthesis

Multiprocessor Synthesis for Periodic Hard Real-Time Tasks under a Given Energy Constraint

Software Scheduling in the Co-Synthesis of Reactive Real-Time Systems

Hardware/software partitioning for telecommunications systems

CASPER: Concurrent hardware-software co-synthesis of hard real-time aperiodic and periodic specifications of embedded system architectures