NDLI: ECO timing optimization with negotiation-based re-routing and logic re-structuring using spare cells

Content Provider	IEEE Xplore Digital Library
Author	Xing Wei Wai-Chung Tang Yi Diao Yu-Liang Wu
Copyright Year	2012
Description	Author affiliation: Department of Computer Science and Engineering, The Chinese University of Hong Kong, Shatin, N.T., Hong Kong (Xing Wei; Wai-Chung Tang; Yi Diao; Yu-Liang Wu)
Abstract	To maintain a lower re-masking cost, Engineering Change Order (ECO) using pre-placed spare cells for buffer insertion and gate sizing has been shown to be practical for fixing timing violating paths (ECO paths). However, in the previously known best scheme DCP [1, 2], re-routings are done with each path optimized according to its surrounding available spare cells without considering potential exchanges with neighboring active cells, and spare cell arbitration between competing ECO paths are less addressed. Besides, the extra flexibility for allowing logic restructuring was not exploited. In this work, we develop a framework harnessing the following more flexible strategies to make the usage of spare cells for ECO timing optimization more powerful: (1) a negotiation based re-routing scheme yielding a more global view in solving resource competition arbitration; (2) an extended gate sizing operation to allow exchanges of active gates with spare gates of different function types through equivalent logic re-structuring. Our experiments upon MCNC and ITC benchmarks with highly injected timing violations show that compared to DCP, our newly proposed framework can cut down the average total negative slack (TNS) by 50% and reduce the number of unsolved ECO paths by 31%.
Starting Page	511
Ending Page	516
File Size	496161
Page Count	6
File Format	PDF
ISBN	9781467307703
ISSN	21536961
e-ISBN	9781467307727
DOI	10.1109/ASPDAC.2012.6165006
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-01-30
Publisher Place	Australia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Logic gates Wires Routing Optimization Delay Loading
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Simultaneous functional and timing ECO

Clock rescheduling for timing engineering change orders

Timing ECO optimization via Bézier curve smoothing and fixability identification

A new ECO technology for functional changes and removing timing violations

Timing ECO optimization using metal-configurable gate-array spare cells

Redundant-wires-aware ECO timing and mask cost optimization

Timing- / Power-Optimization for Digital Logic Based on Standard Cells

Recent research development in metal-only ECO

A robust ECO engine by resource-constraint-aware technology mapping and incremental routing optimization

ECO timing optimization with negotiation-based re-routing and logic re-structuring using spare cells

Similar Documents

Simultaneous functional and timing ECO

Clock rescheduling for timing engineering change orders

Timing ECO optimization via Bézier curve smoothing and fixability identification

A new ECO technology for functional changes and removing timing violations

Timing ECO optimization using metal-configurable gate-array spare cells

Redundant-wires-aware ECO timing and mask cost optimization

Timing- / Power-Optimization for Digital Logic Based on Standard Cells

Recent research development in metal-only ECO

A robust ECO engine by resource-constraint-aware technology mapping and incremental routing optimization

ECO timing optimization with negotiation-based re-routing and logic re-structuring using spare cells