NDLI: Unrolling loops with indeterminate loop counts in system level pipelines

Content Provider	IEEE Xplore Digital Library
Author	Hui Guo Paramewaran, S.
Copyright Year	1998
Description	Author affiliation: Dept. of Comput. Sci. & Electr. Eng., Queensland Univ., Brisbane, Qld., Australia (Hui Guo)
Abstract	This paper describes the unrolling of loops with indeterminate loop counts in system level pipelines. Two methods are discussed in this paper. The first method is the varied latency method, where the input is blocked until the pipeline is clear. This variation in the input arrival time gives rise to the name. In this method the output will be in the same order as the input. The second method, called the fixed latency method, allows for the input arrival time to remain unchanged. The loops with loop count in excess of the number of unrolled loops will have to be stored, until a suitable gap in the system becomes available. Analysis of the both methods is given, which shows that the fixed latency method is significantly faster but needs reordering of tasks and memory to store tasks.
Starting Page	99
Ending Page	104
File Size	533720
Page Count	6
File Format	PDF
ISBN	0780344251
DOI	10.1109/ASPDAC.1998.669416
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-02-13
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pipelines Delay Computer science System performance Resource management Feedback Hardware Probability density function
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Unrolling loops with indeterminate loop counts in system level pipelines.

Loose loops sink chips

Improving instruction-level parallelism by loop unrolling and dynamic memory disambiguation

The Analysis of Certain Nonlinear Feedback Systems with Random Inputs

The Impact of Loop Unrolling on Controller Delay in High Level Synthesis

Optimal Sequential Inspection

Stability and Time-Delay Modeling of Negative Feedback Loops

On the effectiveness of register moves to minimise post-pass unrolling in software pipelined loops

Probabilistic resource estimation for pipeline architecture

Unrolling loops with indeterminate loop counts in system level pipelines

Similar Documents

Unrolling loops with indeterminate loop counts in system level pipelines.

Loose loops sink chips

Improving instruction-level parallelism by loop unrolling and dynamic memory disambiguation

The Analysis of Certain Nonlinear Feedback Systems with Random Inputs

The Impact of Loop Unrolling on Controller Delay in High Level Synthesis

Optimal Sequential Inspection

Stability and Time-Delay Modeling of Negative Feedback Loops

On the effectiveness of register moves to minimise post-pass unrolling in software pipelined loops

Probabilistic resource estimation for pipeline architecture

Unrolling loops with indeterminate loop counts in system level pipelines