NDLI: A new system partitioning method under performance and physical constraints for multi-chip modules

Content Provider	IEEE Xplore Digital Library
Author	Katsura, Y. Koide, T. Wakabayashi, S. Yoshida, N.
Copyright Year	1995
Description	Author affiliation: Fac. of Eng., Hiroshima Univ., Japan (Katsura, Y.; Koide, T.; Wakabayashi, S.)
Abstract	In this paper, we propose a new and the first MCM system partitioning method considering chip-to-chip delays, chip areas and I/O pins constraints. The proposed method consists of two steps, a clustering step considering the three constraints and an iterative improvement step with mathematical programming. In the first step, we apply two clustering algorithms considering the three constraints and reduce the size of the large MCM system partitioning problem so as to get a solution within a practical computation time. Next, it generates an initial partitioning with 0-1 integer linear programming (ILP) so as to minimize the total wire length. Since there may exist constraint violations in the initial solution, in the second step, we formulate the partitioning problem as a LP problem selecting a maximal independent set and improve it until the total number of cuts is not decreased and the three constraints are satisfied. We also showed that the number of the timing constraints can be reduced by deleting redundant timing constraints. Experimental results showed that the proposed method is able to produce partitions satisfying the three constraints and improves the number of cuts by a 27% on an average and a 30% in maximum over the conventional method [15] considering only two constrains.
Starting Page	119
Ending Page	126
File Size	986619
Page Count	8
File Format	PDF
ISBN	4930813670
DOI	10.1109/ASPDAC.1995.486212
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-08-29
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Timing Delay Pins Iterative methods Mathematical programming Clustering algorithms Partitioning algorithms Iterative algorithms Integer linear programming Wire
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A circuit partitioning algorithm under path delay constraints

A new system partitioning method under performance and physical constraints for multi-chip modules

Integer programming techniques for multiway system partitioning under timing and capacity constraints

System partitioning for multi-chip modules under timing and capacity constraints

Performance-driven system partitioning on multi-chip modules

Timing-driven system partitioning by constraints decoupling method

Multi-layer constrained via minimization with conjugate conflict continuation graphs

FPGA partitioning for critical paths

Performance-Driven Steiner Tree Algorithms for Global Routing

A new system partitioning method under performance and physical constraints for multi-chip modules

Similar Documents

A circuit partitioning algorithm under path delay constraints

A new system partitioning method under performance and physical constraints for multi-chip modules

Integer programming techniques for multiway system partitioning under timing and capacity constraints

System partitioning for multi-chip modules under timing and capacity constraints

Performance-driven system partitioning on multi-chip modules

Timing-driven system partitioning by constraints decoupling method

Multi-layer constrained via minimization with conjugate conflict continuation graphs

FPGA partitioning for critical paths

Performance-Driven Steiner Tree Algorithms for Global Routing

A new system partitioning method under performance and physical constraints for multi-chip modules