NDLI: A Cost-Effective Dependable Microcontroller Architecture with Instruction-Level Rollback for Soft Error Recovery

Content Provider	IEEE Xplore Digital Library
Author	Sakata, T. Hirotsu, T. Yamada, H. Kataoka, T.
Copyright Year	2007
Description	Author affiliation: Hitachi Ltd., Tokyo (Sakata, T.; Hirotsu, T.; Yamada, H.)
Abstract	A cost-effective, dependable microcontroller architecture has been developed. To detect soft errors, we developed an electronic design automation (EDA) tool that generates optimized soft error-detecting logic circuits for flip-flops. After a soft error is detected, the error detection signal goes to a developed rollback control module (RCM), which resets the CPU and restores the CPU's register file from the backup register file using a rollback program routine. After the routine, the CPU restarts from the instruction executed before the soft error occurred. In addition, there is a developed error reset module (ERM) that can restore the RCM from soft errors. We also developed an error correction module (ECM) that corrects ECC errors in RAM after error detection with no delay overheads. Testing on a 32- bit RISC microcontroller and EEMBC benchmarks showed that the area overhead was under 59% and frequency overhead was under 9%. In a soft error injection simulation, the MTBF of random logic circuits, and the MTBF of RAM were 30 and 1.34 times longer, respectively, than those of the original microcontroller.
Starting Page	256
Ending Page	265
File Size	757181
Page Count	10
File Format	PDF
ISBN	0769528554
DOI	10.1109/DSN.2007.5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-06-25
Publisher Place	UK
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Microcontrollers Error correction Electronic design automation and methodology Logic circuits Central Processing Unit Registers Design optimization Flip-flops Signal detection Automatic control
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Logic soft errors in sub-65nm technologies design and CAD challenges

Combinational Logic Soft Error Correction

Low-overhead design of soft-error-tolerant scan flip-flops with enhanced-scan capability

High-level synthesis of error detecting cores through low-cost modulo-3 shadow datapaths

Soft Error Resilient System Design through Error Correction

A Logic Verifier Based on Boolean Comparison

Retiming sequential circuits with multiple register classes

A practical approach to multiple-class retiming

Built-In Soft Error Resilience for Robust System Design

A Cost-Effective Dependable Microcontroller Architecture with Instruction-Level Rollback for Soft Error Recovery

Similar Documents

Logic soft errors in sub-65nm technologies design and CAD challenges

Combinational Logic Soft Error Correction

Low-overhead design of soft-error-tolerant scan flip-flops with enhanced-scan capability

High-level synthesis of error detecting cores through low-cost modulo-3 shadow datapaths

Soft Error Resilient System Design through Error Correction

A Logic Verifier Based on Boolean Comparison

Retiming sequential circuits with multiple register classes

A practical approach to multiple-class retiming

Built-In Soft Error Resilience for Robust System Design

A Cost-Effective Dependable Microcontroller Architecture with Instruction-Level Rollback for Soft Error Recovery