NDLI: Insights into the Sensitivity of the BRAIN (Braided Ring Availability Integrity Network)--On Platform Robustness in Extended Operation

Content Provider	IEEE Xplore Digital Library
Author	Paulitsch, M. Hall, B.
Copyright Year	2007
Description	Author affiliation: Honeywell Aerosp., Phoenix (Paulitsch, M.; Hall, B.)
Abstract	Low-cost fault-tolerant systems design presents a continual trade-off between improving fault-tolerant properties and accommodating cost constraints. With limited hardware options and to justify the system design rationale, it is necessary to formulate a fault hypothesis to bound failure assumptions. The system must be built on a foundation of real-world relevance and the assumption of coverage of the fault hypothesis. This paper discusses a study that examines the sensitivity of a BRAIN (braided ring availability integrity network) design to different fault types and failure rates in a safety-relevant application. It presents a Markov-based model (using ASSIST, SURE, and STEM analysis tools) and a series of experiments that were run to analyze the overall dependability of the BRAIN approach. The study evaluates the mission reliability and safety in the context of a hypothetical automotive integrated x-by-wire architecture on top of the BRAIN. Drawing from experience in the aerospace domain, the authors investigate the possibility of continued operation for a limited period after a detected critical electronic failure. Continued operation would allow a driver to reach repair facilities rather than stopping the vehicle to call for roadside assistance or "limping home."
Starting Page	154
Ending Page	163
File Size	292378
Page Count	10
File Format	PDF
ISBN	0769528554
DOI	10.1109/DSN.2007.60
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-06-25
Publisher Place	UK
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Robustness Fault tolerant systems Costs Hardware Availability Brain modeling Aerospace safety Automotive engineering Aerospace electronics Driver circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Sensing and Systems Aspects of Fault Tolerant Electronics Applied to Vehicle Systems

Key issues in the design of a fault-tolerant core avionics computer based on the mesh architecture

Fault tolerant distributed power

Fault tolerance in safety critical automotive applications: cost of agreement as a limiting factor

Fault-Tolerant Platforms for Automotive Safety-Critical Applications (2003)

Fault tolerant automotive systems: an overview

A methodology for the development of electronic modules for automotive systems control

On the design of tunable fault tolerant circuits on SRAM-based FPGAs for safety critical applications

Starting and Resolving a Partitioned BRAIN

Insights into the Sensitivity of the BRAIN (Braided Ring Availability Integrity Network)--On Platform Robustness in Extended Operation

Similar Documents

Sensing and Systems Aspects of Fault Tolerant Electronics Applied to Vehicle Systems

Key issues in the design of a fault-tolerant core avionics computer based on the mesh architecture

Fault tolerant distributed power

Fault tolerance in safety critical automotive applications: cost of agreement as a limiting factor

Fault-Tolerant Platforms for Automotive Safety-Critical Applications (2003)

Fault tolerant automotive systems: an overview

A methodology for the development of electronic modules for automotive systems control

On the design of tunable fault tolerant circuits on SRAM-based FPGAs for safety critical applications

Starting and Resolving a Partitioned BRAIN

Insights into the Sensitivity of the BRAIN (Braided Ring Availability Integrity Network)--On Platform Robustness in Extended Operation