NDLI: Designing and implementing Low Density Parity Check (LDPC) Decoders using FPGAs

Content Provider	IEEE Xplore Digital Library
Author	Porcello, J.C.
Copyright Year	2014
Description	Author affiliation: Blueprint Signal Process. Inc., USA (Porcello, J.C.)
Abstract	Low Density Parity Check (LDPC) Codes offer remarkable error correction performance and therefore increase the design space for communication systems. When implementation complexity and latency are not system limitations, LDPC codes can offer near Shannon Limit performance by using large code lengths and increasing the number of iterations in the decoding process. Furthermore, LDPC codes with smaller block sizes are also of value to the communications system designer and LDPC codes have found practical use in DVB-S2 and other standards. This paper considers design issues with respect to FPGA implementation of LDPC Decoders. Specifically, this paper presents a scalable FPGA architecture for LDPC soft decision decoding based on the Sum Product Algorithm (SPA) for regular LDPC codes. The paper begins with an overall discussion of issues surrounding the use of LDPC codes, followed by a discussion of LDPC decoding using the SPA. A scalable FPGA implementation of an SPA LDPC Decoder is introduced. Design data is provided to support FPGA implementation of this approach for LDPC decoding and quantify required hardware resources. A discussion of trade space for LDPC code implementation based on the FPGA resources is also provided. Finally, an example design is provided based on a Xilinx Virtex-7 to illustrate the concepts discussed in the paper and provide insight into the challenging task of implementing an LDPC decoder in FPGAs.
Sponsorship	IEEE Aerosp. Electron. Syst. Soc.
Starting Page	1
Ending Page	7
File Size	106298
Page Count	7
File Format	PDF
e-ISBN	9781479916221
DOI	10.1109/AERO.2014.6836261
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-03-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Manganese Decoding Field programmable gate arrays Iterative decoding Equations Vectors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Implementing High Data Rate, Low Density Parity Check (LDPC) decoders for large codes using FPGAs

Fully Parallel Stochastic LDPC Decoders

Open the Gates: Using High-level Synthesis towards programmable LDPC decoders on FPGAs

A Low-Latency Algorithm and FPGA Design for the Min-Search of LDPC Decoders

Soft-bit decoding of regular low-density parity-check codes

An adaptable low density parity check (LDPC) engine for space based communication systems

Efficient memory optimization and high throughput decoding architecture based on LDPC codes

A low-cost parallel scalable FPGA architecture for regular and irregular LDPC decoding

Reconfigurable decoder for irregular random low density parity check matrix based on FPGA

Designing and implementing Low Density Parity Check (LDPC) Decoders using FPGAs

Similar Documents

Implementing High Data Rate, Low Density Parity Check (LDPC) decoders for large codes using FPGAs

Fully Parallel Stochastic LDPC Decoders

Open the Gates: Using High-level Synthesis towards programmable LDPC decoders on FPGAs

A Low-Latency Algorithm and FPGA Design for the Min-Search of LDPC Decoders

Soft-bit decoding of regular low-density parity-check codes

An adaptable low density parity check (LDPC) engine for space based communication systems

Efficient memory optimization and high throughput decoding architecture based on LDPC codes

A low-cost parallel scalable FPGA architecture for regular and irregular LDPC decoding

Reconfigurable decoder for irregular random low density parity check matrix based on FPGA

Designing and implementing Low Density Parity Check (LDPC) Decoders using FPGAs