NDLI: SpaceCube v2.0 space flight hybrid reconfigurable data processing system

Content Provider	IEEE Xplore Digital Library
Author	Petrick, D. Geist, A. Albaijes, D. Davis, M. Sparacino, P. Crum, G. Ripley, R. Boblitt, J. Flatley, T.
Copyright Year	2014
Description	Author affiliation: NASA Goddard Space Flight, Greenbelt, MD, USA (Petrick, D.; Geist, A.; Albaijes, D.; Davis, M.; Sparacino, P.; Crum, G.; Ripley, R.; Boblitt, J.; Flatley, T.)
Abstract	This paper details the design architecture, design methodology, and the advantages of the SpaceCube v2.0 high performance data processing system for space applications. The purpose in building the SpaceCube v2.0 system is to create a superior high performance, reconfigurable, hybrid data processing system that can be used in a multitude of applications including those that require a radiation hardened and reliable solution. The SpaceCube v2.0 system leverages seven years of board design, avionics systems design, and space flight application experiences. This paper shows how SpaceCube v2.0 solves the increasing computing demands of space data processing applications that cannot be attained with a standalone processor approach. The main objective during the design stage is to find a good system balance between power, size, reliability, cost, and data processing capability. These design variables directly impact each other, and it is important to understand how to achieve a suitable balance. This paper will detail how these critical design factors were managed including the construction of an Engineering Model for an experiment on the International Space Station to test out design concepts. We will describe the designs for the processor card, power card, backplane, and a mission unique interface card. The mechanical design for the box will also be detailed since it is critical in meeting the stringent thermal and structural requirements imposed by the processing system. In addition, the mechanical design uses advanced thermal conduction techniques to solve the internal thermal challenges. The SpaceCube v2.0 processing system is based on an extended version of the 3U cPCI standard form factor where each card is 190mm × 100mm in size. The typical power draw of the processor card is 8 to 10W and scales with application complexity. The SpaceCube v2.0 data processing card features two Xilinx Virtex-5 QV Field Programmable Gate Arrays (FPGA), eight memory modules, a monitor FPGA with analog monitoring, Ethernet, configurable interconnect to the Xilinx FPGAs including gigabit transceivers, and the necessary voltage regulation. The processor board uses a back-to-back design methodology for common parts that maximizes the board real estate available. This paper will show how to meet the IPC 6012B Class 3/A standard with a 22-layer board that has two column grid array devices with 1.0mm pitch. All layout trades such as stack-up options, via selection, and FPGA signal breakout will be discussed with feature size results. The overall board design process will be discussed including parts selection, circuit design, proper signal termination, layout placement and route planning, signal integrity design and verification, and power integrity results. The radiation mitigation techniques will also be detailed including configuration scrubbing options, Xilinx circuit mitigation and FPGA functional monitoring, and memory protection. Finally, this paper will describe how this system is being used to solve the extreme challenges of a robotic satellite servicing mission where typical space-rated processors are not sufficient enough to meet the intensive data processing requirements. The SpaceCube v2.0 is the main payload control computer and is required to control critical subsystems such as autonomous rendezvous and docking using a suite of vision sensors and object avoidance when controlling two robotic arms. For this application three SpaceCube processing systems are required, each with two processor cards.
Sponsorship	IEEE Aerosp. Electron. Syst. Soc.
Starting Page	1
Ending Page	20
File Size	6347356
Page Count	20
File Format	PDF
e-ISBN	9781479916221
DOI	10.1109/AERO.2014.6836226
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-03-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Monitoring Field programmable gate arrays NASA Thermal conductivity Arrays Logic gates Layout
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

SpaceCube v2.0 space flight hybrid reconfigurable data processing system

Spacecube v2.0 space flight hybrid reconfigurable data processing system

Adapting the reconfigurable spacecube processing system for multiple mission applications

Adapting the SpaceCube v2.0 data processing system for mission-unique application requirements

SpaceCube v 2 . 0 Space Flight Hybrid Reconfigurable Data Processing System

Reconfigurable computing at Xilinx

Adapting the spacecube v2.0 data processing system for mission-unique application requirements (Document No: 20150011026)

Digit-serial reconfigurable FPGA logic block architecture

Spacecube: a family of reconfigurable hybrid on-board science data processors

SpaceCube v2.0 space flight hybrid reconfigurable data processing system

Similar Documents

SpaceCube v2.0 space flight hybrid reconfigurable data processing system

Spacecube v2.0 space flight hybrid reconfigurable data processing system

Adapting the reconfigurable spacecube processing system for multiple mission applications

Adapting the SpaceCube v2.0 data processing system for mission-unique application requirements

SpaceCube v 2 . 0 Space Flight Hybrid Reconfigurable Data Processing System

Reconfigurable computing at Xilinx

Adapting the spacecube v2.0 data processing system for mission-unique application requirements (Document No: 20150011026)

Digit-serial reconfigurable FPGA logic block architecture

Spacecube: a family of reconfigurable hybrid on-board science data processors

SpaceCube v2.0 space flight hybrid reconfigurable data processing system