NDLI: Neural network hardware implementation for emitter identification

Content Provider	IEEE Xplore Digital Library
Author	Zahirniak, D. Calvin, J. Rogers, S.
Copyright Year	1993
Description	Author affiliation: Wright Res. & Dev. Center, Wright-Patterson AFB, OH, USA (Zahirniak, D.; Calvin, J.; Rogers, S.)
Abstract	This paper presents the results of a neural network hardware implementation for emitter identification. In future electronic warfare environments, pulse densities on the order of hundreds of thousands of pulses per second can be expected in any given mission. To identify hostile radar systems, a processor must be able to store enough signatures for emitters of interest that proper identifications of unknown emitters can be made. Furthermore, the processor must make this identification in "real-time". This paper presents the results obtained when the Electronically Trainable Neural Network (ETANN) hardware is used to perform emitter identification from time-sampled emitter waveforms. The ETANN is a low (4-6 bit) resolution, high speed (2 billion operations/sec) parallel processor implementing sigmoidal-based backpropagation networks. This hardware was chosen due to minimal interlayer processing times, 3 us per layer, which can allow threat identifications to be made in a matter of microseconds. For this paper, a sigmoidal-based neural network was developed, via simulation on a DEC VAX station, to discriminate between 30 emitters. The network weights were loaded on the ETANN for performance comparisons. Due to resolution constraints, the accuracy of the ETANN was typically 10%-12% lower. However, the ETANN was able to make classifications in less than 6 us. This significant processing speed, with only slight degradations in performance, makes neural network architectures viable alternatives for emitter identification.<>
Starting Page	897
Ending Page	903
File Size	455443
Page Count	7
File Format	PDF
ISBN	0780312953
DOI	10.1109/NAECON.1993.290823
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-05-24
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Neural network hardware Neural networks Pattern recognition Electronic warfare Computational modeling State estimation Aerospace electronics Radar Computer networks Computer simulation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in