NDLI: Yield focused defect reduction methodology

Content Provider	IEEE Xplore Digital Library
Author	Retersdorf, M.
Copyright Year	1999
Description	Author affiliation: Adv. Micro Devices Inc., Austin, TX, USA (Retersdorf, M.)
Abstract	The complexity of yield management continues to increase as the industry progresses towards larger wafers and smaller feature sizes. This progression is faster than ever seen before and the yield ramping window is closing in with the competitive nature of the industry. This phenomenon drives the need to use in line or "short loop" cycles to learn Yield more quickly than the classical approach of the strip back and backtrack. Another noticeable trend in the industry is the increased capital investment for in line defect inspection tools and complex strategies to detect defects in line. These tools generate an enormous amount of data that is difficult to convert into useful information for the Yield Engineer. Some fundamental questions asked of the Yield engineer are: What are the current Yield limiters of the Fab? What in line defects do we need to focus on? What is the Yield impact of each Scan level? What is the defect process capability of the line today? What in line defect levels do we need to drive our process to in order to meet Yield objectives? This paper describes a macro level in line to sort correlation methodology is currently used at AMD to systematically drive the defect related yield loss to the minimum level capable by the fab equipment and resources. The simplest way to describe the methodology is by using "long loop" feedback and verification activity to implement "short loop" cycles for quicker learning. The inspection strategy uses "product level" wafer scans at several inspection points in line and the wafer final test or sort data at the end of the line.
Starting Page	309
Ending Page	313
File Size	487365
Page Count	5
File Format	PDF
ISBN	0780352173
ISSN	10788743
DOI	10.1109/ASMC.1999.798252
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-09-08
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Inspection Scattering Data engineering Strips Investments Feedback loop Testing Failure analysis Design engineering Manufacturing
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A system to optimize inline defect detection using short loop testchips leading to faster yield learning

Yield analysis and data management using Yield Manager/sup TM/

In-line wafer inspection data warehouse for automated defect limited yield analysis

The Grand Pareto: A Methodology for Identifying and Quantifying Yield Detractors in Volume Semiconductor Manufacturing

Advanced yield enhancement: integrated yield analysis

Statistical correlation of inline defect to sort test in semiconductor manufacturing

Quantifying yield impact of polishing induced defect on the silicon surface

Defect gallery and bump defect reduction in the self Aligned Double Patterning module

Systematic edge inspection for defect reduction

Yield focused defect reduction methodology

Similar Documents

A system to optimize inline defect detection using short loop testchips leading to faster yield learning

Yield analysis and data management using Yield Manager/sup TM/

In-line wafer inspection data warehouse for automated defect limited yield analysis

The Grand Pareto: A Methodology for Identifying and Quantifying Yield Detractors in Volume Semiconductor Manufacturing

Advanced yield enhancement: integrated yield analysis

Statistical correlation of inline defect to sort test in semiconductor manufacturing

Quantifying yield impact of polishing induced defect on the silicon surface

Defect gallery and bump defect reduction in the self Aligned Double Patterning module

Systematic edge inspection for defect reduction

Yield focused defect reduction methodology