NDLI: High performance embedded system optimization using algebraic and generalized retiming techniques

Content Provider	IEEE Xplore Digital Library
Author	Potkonjak, M. Dey, S. Iqbal, Z. Parker, A.C.
Copyright Year	1993
Description	Author affiliation: NEC USA, Princeton, NJ, USA (Potkonjak, M.; Dey, S.)
Abstract	Retiming, algebraic and redundancy manipulation transformations are widely used in both the high level synthesis and the compilers fields. We present a new approach on how these powerful transformations can be applied to improve the performance of embedded systems, by optimizing their latency and throughput. A simple modification is sufficient to adapt both the Leiserson-Saxe retiming algorithm and the recently introduced ERB algorithm for the new task. We introduce a new negative retiming technique and the algorithm which coordinates this technique with both algebraic and redundancy manipulation techniques for latency optimization. The effectiveness of all discussed techniques is demonstrated on a set of "real-life" examples. Latency and throughput are improved by factors of 7.06 and 2.83 respectively, often with minimal or no additional hardware overhead.<>
Starting Page	498
Ending Page	504
File Size	604309
Page Count	7
File Format	PDF
ISBN	0818642300
DOI	10.1109/ICCD.1993.393326
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-10-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Embedded system Delay Control systems Throughput Embedded computing High level synthesis Telecommunication computing Costs Computational modeling Biology computing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High-level synthesis techniques for in-circuit assertion-based verification

Design Optimization and Synthesis of FlexRay Parameters for Embedded Control Applications

Architechture level optimization for asynchronous IPs

Profiling driven computation reuse: an embedded software synthesis technique for energy and performance optimization

Free MDD-based software optimization techniques for embedded systems

Speculation techniques for high level synthesis of control intensive designs

An application level synthesis methodology for embedded systems

Development of a high-throughput bioreactor system for biomedical applications

Optimal ILP-based Approach for Throughput Optimization Using Simultaneous Algorithm/Architecture Matching and Retiming

High performance embedded system optimization using algebraic and generalized retiming techniques

Similar Documents

High-level synthesis techniques for in-circuit assertion-based verification

Design Optimization and Synthesis of FlexRay Parameters for Embedded Control Applications

Architechture level optimization for asynchronous IPs

Profiling driven computation reuse: an embedded software synthesis technique for energy and performance optimization

Free MDD-based software optimization techniques for embedded systems

Speculation techniques for high level synthesis of control intensive designs

An application level synthesis methodology for embedded systems

Development of a high-throughput bioreactor system for biomedical applications

Optimal ILP-based Approach for Throughput Optimization Using Simultaneous Algorithm/Architecture Matching and Retiming

High performance embedded system optimization using algebraic and generalized retiming techniques